BUILT-IN SELF-TEST OF DIGITAL DECIMATORS

被引:1
|
作者
ADHAM, S
KASSAB, M
RAJSKI, J
TYSZER, J
机构
[1] MCGILL UNIV,DEPT ELECT ENGN,MICROELECTR & COMP SYST LAB,MONTREAL,PQ H3A 2A7,CANADA
[2] MENTOR GRAPH CORP,WILSONVILLE,OR 97070
关键词
D O I
10.1109/82.401174
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This brief demonstrates a new built-in self test (BIST) scheme designated to improve a testability of digital decimators - commonly used building blocks in digital signal processing (DSP) environment. The proposed solution takes the advantage of operations offered by already existing functional blocks to perform basic testing functions. Thus it drastically reduces the need for an additional testing hardware as well as it eliminates the performance degradation usually introduced by traditional BIST schemes. An easy to test implementation of the decimator based on a custom data-path architecture is also analyzed.
引用
收藏
页码:486 / 492
页数:7
相关论文
共 50 条
  • [31] Built-in self-test for analog-to-digital converters in SoC applications
    Wibbenmeyer, J
    Chen, CIH
    IECON 2005: THIRTY-FIRST ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY, VOLS 1-3, 2005, : 2231 - 2236
  • [32] An efficient all-digital built-in self-test for chargepump PLL
    Han, J
    Song, D
    Kang, S
    PROCEEDINGS OF 2004 IEEE ASIA-PACIFIC CONFERENCE ON ADVANCED SYSTEM INTEGRATED CIRCUITS, 2004, : 80 - 83
  • [33] TEST SCHEDULING AND CONTROL FOR VLSI BUILT-IN SELF-TEST
    CRAIG, GL
    KIME, CR
    SALUJA, KK
    IEEE TRANSACTIONS ON COMPUTERS, 1988, 37 (09) : 1099 - 1109
  • [34] REALISTIC BUILT-IN SELF-TEST FOR STATIC RAMS
    DEKKER, R
    BEENKER, F
    THIJSSEN, L
    IEEE DESIGN & TEST OF COMPUTERS, 1989, 6 (01): : 26 - 34
  • [35] Built-in self-test methodology for A/D converters
    deVries, R
    Zwemstra, T
    Bruls, EMJG
    Regtien, PPL
    EUROPEAN DESIGN & TEST CONFERENCE - ED&TC 97, PROCEEDINGS, 1997, : 353 - 358
  • [36] Integration of partial scan and built-in self-test
    AT&T Bell Lab, Princeton, United States
    Journal of Electronic Testing: Theory and Applications (JETTA), 1995, 7 (1-2): : 125 - 137
  • [37] Built-in self-test for embedded voltage regulator
    Shi, Jiang
    Smith, Ricky
    DELTA 2008: FOURTH IEEE INTERNATIONAL SYMPOSIUM ON ELECTRONIC DESIGN, TEST AND APPLICATIONS, PROCEEDINGS, 2008, : 133 - 136
  • [38] IMPLEMENTING A BUILT-IN SELF-TEST PLA DESIGN
    TREUER, R
    FUJIWARA, H
    AGARWAL, VK
    IEEE DESIGN & TEST OF COMPUTERS, 1985, 2 (02): : 37 - 48
  • [39] BUILT-IN SELF-TEST OF THE INTEL 80386 MICROPROCESSOR
    GELSINGER, PP
    VLSI SYSTEMS DESIGN, 1986, 7 (12): : 54 - 55
  • [40] Improved built-in self-test of sequential circuits
    Jabbari, Hosna
    Muzio, Jon C.
    Sun, Lin
    2007 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-3, 2007, : 78 - 81