ANALYSIS AND MODELING OF INITIAL DELAY TIME AND ITS IMPACT ON PROPAGATION DELAY OF CMOS LOGIC GATES

被引：1
|
作者：
YANG, YH [1 ]
WU, CY [1 ]
机构：
[1] NATL CHIAO TUNG UNIV, INST ELECTR, HSINCHU, TAIWAN
来源：
IEE PROCEEDINGS-G CIRCUITS DEVICES AND SYSTEMS | 1989年 / 136卷 / 05期
关键词：
D O I：
10.1049/ip-g-2.1989.0042
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：245 / 254
页数：10
相关论文
共 50 条
  • [1] Deterministic methodology to evaluate BTI impact on logic gates propagation delay
    Furtado, Gabriela F.
    Both, Thiago H.
    Wirth, Gilson I.
    2017 32ND SYMPOSIUM ON MICROELECTRONICS TECHNOLOGY AND DEVICES (SBMICRO): CHIP ON THE SANDS, 2017,
  • [2] Inertial and Degradation Delay Model for CMOS logic gates
    Juan-Chico, J
    de Clavijo, PR
    Bellido, MJ
    Acosta, AJ
    Valencia, M
    ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL I: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 459 - 462
  • [3] ACCURATE DELAY ESTIMATION MODEL FOR LUMPED CMOS LOGIC GATES
    VEMURU, SR
    SMITH, ED
    IEE PROCEEDINGS-G CIRCUITS DEVICES AND SYSTEMS, 1991, 138 (05): : 627 - 628
  • [4] Delay Modeling of CMOS/CPL logic circuits
    Wan, YZ
    Shams, M
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 5613 - 5616
  • [5] The Effect of Signal Activity on Propagation Delay of CMOS Logic Gates Driving Coupled On-Chip Interconnections
    Kevin T. Tang
    Eby G. Friedman
    Analog Integrated Circuits and Signal Processing, 2002, 31 : 209 - 224
  • [6] The effect of signal activity on propagation delay of CMOS logic gates driving coupled on-chip interconnections
    Tang, KT
    Friedman, EG
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2002, 31 (03) : 209 - 224
  • [7] Simple and accurate propagation delay model for submicron CMOS gates based on charge analysis
    Rosselló, JL
    Segura, J
    ELECTRONICS LETTERS, 2002, 38 (15) : 772 - 774
  • [8] Estimation of Delay Time of CMOS Gates: Design of Logic Circuits also without Simulation.
    Kling, Thomas
    Stechele, Walter
    Ruge, Ingolf
    Elektronik Munchen, 1988, 37 (04): : 91 - 96
  • [9] Complete delay modeling of sub-threshold CMOS logic gates for low-power application
    Chanda, Manash
    Chakraborty, Ananda Sankar
    Sarkar, Chandan Kumar
    INTERNATIONAL JOURNAL OF NUMERICAL MODELLING-ELECTRONIC NETWORKS DEVICES AND FIELDS, 2016, 29 (02) : 132 - 145
  • [10] Temperature impact on multiple-input CMOS gates delay
    de Benito, C.
    Bota, S.
    Rossello, J. L.
    Segura, J.
    VLSI CIRCUITS AND SYSTEMS III, 2007, 6590
12345