Optimisation of Gate-Drain/Source Overlap in 90 nm NMOSFETs for Low Noise Amplifier Performance

被引：0

作者：

Srinivasan, R. ^{[1
]}

Bhat, Navakanta ^{[2
]}

机构：

[1] SSN Coll Engn, Dept Informat Technol, Kalavakkam 603110, India

[2] Indian Inst Sci, Dept Elect Commun Engn, Bangalore 560012, Karnataka, India

来源：

JOURNAL OF LOW POWER ELECTRONICS | 2008年 / 4卷 / 02期

关键词：

MOSFET; Overlap; LNA; Noise-Figure; TCAD;

D O I：

10.1166/jolpe.2008.256

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The effect of gate-drain/source overlap (L-OV) on LNA performance has been studied, in 90nm NMOSFETs using process, device and mixed mode simulations. In order to have a fair comparison, the off-state leakage current (I-OFF) of MOSFETs is kept constant by adjusting the pocket halo dose as a function of varying L-OV. A basic LNA circuit with two transistors in cascode arrangement is constructed and the input impedance, gain and noise-figure have been used as performance metrics. It has been shown that 'control over L-OV' allows us to get better power and noise performance from the LNA i.e., it allows us to get minimum noise figure (NF) and maximum gain from the LNA. To get the better noise performance and gain, L-OV in the range of 0-10 nm is recommended.

引用

页码：240 / 246

页数：7

共 50 条

[41] A 2-Stage Low Noise Amplifier in 90 nm CMOS for 2.4 GHz Applications
Oh, Hyun-Myung
Kim, Jae-Sun
Jung, Bang Chul
Kim, Ji-Hoon
HyounghoKo
Kim, Chul-Young
ADVANCED SCIENCE LETTERS, 2016, 22 (11) : 3228 - 3231
[42] A 15 GHz and a 20 GHz low noise amplifier in 90 nm RF-CMOS
Aspemyr, L
Jacobsson, H
Bao, MQ
Sjöland, H
Femdahl, M
Carchon, G
2006 TOPICAL MEETING ON SILICON MONOLITHIC INTEGRATED CIRCUITS IN RF SYSTEMS, DIGEST OF PAPERS, 2006, : 387 - +
[43] High gate voltage drain current leveling off and its low-frequency noise in 65 nm fully-depleted strained and non-strained SOI nMOSFETs
LukyanchikovA, N.
Garbar, N.
Kudina, V.
Smolanka, A.
Lokshin, M.
Simoen, E.
Claeys, C.
SOLID-STATE ELECTRONICS, 2008, 52 (05) : 801 - 807
[44] Low-frequency noise characterization of 90 nm multiple gate oxide CMOS transistors
Lukyanchikova, N
Garbar, N
Smolanka, A
Lokshin, M
Lee, SC
Simoen, E
Claeys, C
Noise and Fluctuations, 2005, 780 : 331 - 334
[45] On the low-frequency noise of pMOSFETs with embedded SiGe source/drain and fully silicided metal gate
Simoen, E.
Verheyen, P.
Shickova, A.
Loo, R.
Claeys, C.
IEEE ELECTRON DEVICE LETTERS, 2007, 28 (11) : 987 - 989
[46] Analysis of failure mechanism on gate-silicided and gate-non-silicided, drain/source silicide-hlocked ESD NMOSFETs in a 65nm bulk CMOS technology
Li, Junjun
Alvarez, David
Chatty, Kiran
Abou-Khalil, Michel J.
Gauthier, Robert
Russ, Christian
Seguin, Christopher
Halbach, Ralph
IPFA 2006: PROCEEDINGS OF THE 13TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, 2006, : 276 - +
[47] 52-75 GHz wideband low-noise amplifier in 90 nm CMOS technology
Sananes, R.
Socher, E.
ELECTRONICS LETTERS, 2012, 48 (02) : 71 - 72
[48] Low-noise variable-gain amplifier in 90-nm CMOS for TV on mobile
Tripodi, Lorenzo
Brekelmans, Hans
ESSCIRC 2007: PROCEEDINGS OF THE 33RD EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2007, : 368 - +
[49] A K-band Low Noise Amplifier with On-chip Baluns in 90nm CMOS
Liu, Zicheng
Gao, Peng
Chen, Zhiming
2015 IEEE INTERNATIONAL SYMPOSIUM ON RADIO-FREQUENCY INTEGRATION TECHNOLOGY (RFIT), 2015, : 241 - 243
[50] Performance of 2 nm gate length carbon nanotube field-effect transistors with source/drain underlaps
Alam, K
Lake, R
APPLIED PHYSICS LETTERS, 2005, 87 (07)

← 1 2 3 4 5 →