Optimisation of Gate-Drain/Source Overlap in 90 nm NMOSFETs for Low Noise Amplifier Performance

被引:0
|
作者
Srinivasan, R. [1 ]
Bhat, Navakanta [2 ]
机构
[1] SSN Coll Engn, Dept Informat Technol, Kalavakkam 603110, India
[2] Indian Inst Sci, Dept Elect Commun Engn, Bangalore 560012, Karnataka, India
关键词
MOSFET; Overlap; LNA; Noise-Figure; TCAD;
D O I
10.1166/jolpe.2008.256
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The effect of gate-drain/source overlap (L-OV) on LNA performance has been studied, in 90nm NMOSFETs using process, device and mixed mode simulations. In order to have a fair comparison, the off-state leakage current (I-OFF) of MOSFETs is kept constant by adjusting the pocket halo dose as a function of varying L-OV. A basic LNA circuit with two transistors in cascode arrangement is constructed and the input impedance, gain and noise-figure have been used as performance metrics. It has been shown that 'control over L-OV' allows us to get better power and noise performance from the LNA i.e., it allows us to get minimum noise figure (NF) and maximum gain from the LNA. To get the better noise performance and gain, L-OV in the range of 0-10 nm is recommended.
引用
收藏
页码:240 / 246
页数:7
相关论文
共 50 条
  • [1] Effect of gate-drain/source overlap on the noise in 90 nm N-channel metal oxide semiconductor field effect transistors
    Srinivasan, R.
    Bhat, Navakanta
    JOURNAL OF APPLIED PHYSICS, 2006, 99 (08)
  • [2] An Over 100% Fractional Bandwidth Low Noise Amplifier with Gate-Drain Transformer-Feedback in 90-nm CMOS Process
    Lee, Yi-Heng
    Chiong, Chau-Ching
    Wang, Yun-Shan
    Wang, Huei
    2024 19TH EUROPEAN MICROWAVE INTEGRATED CIRCUITS CONFERENCE, EUMIC 2024, 2024, : 359 - 362
  • [3] A 22.2-43 GHz Gate-Drain Mutually Induced Feedback Low Noise Amplifier in 28-nm CMOS
    Ershadi, Ali
    Palermo, Samuel
    Entesari, Kamran
    2021 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM (RFIC), 2021, : 27 - 30
  • [4] MOSFET asymmetry and Gate-Drain/Source overlap effects on hot carrier reliability
    Aur, S
    Yang, SH
    Tran, T
    2005 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 43RD ANNUAL, 2005, : 714 - 715
  • [5] Impact of intrinsic gate-drain capacitance on noise performance of CMOS LNA
    Zhang, WC
    Chen, KS
    2002 3RD INTERNATIONAL CONFERENCE ON MICROWAVE AND MILLIMETER WAVE TECHNOLOGY PROCEEDINGS, 2002, : 915 - 918
  • [6] Gate and drain low frequency noise in HfO2NMOSFETs
    Nguyen, T
    Valenza, M
    Martinez, F
    Neau, G
    Vildeuil, JC
    Ribes, G
    Cosnier, V
    Skotnicki, T
    Müller, M
    Noise and Fluctuations, 2005, 780 : 235 - 238
  • [7] Effect of gate overlap and source/drain doping gradient on 10-nm CMOS performance
    Liu, Minjian
    Cai, Ming
    Yu, Bo
    Taur, Yuan
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (12) : 3146 - 3149
  • [8] Low-Power and Robust Six-FinFET Memory Cell Using Selective Gate-Drain/Source Overlap Engineering
    Tawfik, Sherif A.
    Kursun, Volkan
    PROCEEDINGS OF THE 2009 12TH INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS (ISIC 2009), 2009, : 53 - +
  • [9] Impact of gate-to-source/drain overlap length on 80-nm CMOS circuit performance
    Maitra, K
    Bhat, N
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2004, 51 (03) : 409 - 414
  • [10] Compact 50-62 GHz current-reused low-noise amplifier with gate-drain transformer feedback
    Feng, Chen
    Yu, Xiaopeng
    Lim, Wei Meng
    Gu, Jiangmin
    Sui, Wenquan
    ELECTRONICS LETTERS, 2013, 49 (11) : 720 - 721