CACHE-BASED ERROR RECOVERY FOR SHARED MEMORY MULTIPROCESSOR SYSTEMS

被引：0

|

作者：

WU, KL

FUCHS, WK

PATEL, JH

机构：

来源：

PROCEEDINGS OF THE 1989 INTERNATIONAL CONFERENCE ON PARALLEL PROCESSING, VOL 1: ARCHITECTURE | 1989年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

收藏

页码：I159 / I166

页数：8

相关论文

共 50 条

[21] Cache-Based Matrix Technology for Efficient Write and Recovery in Erasure Coding Distributed File Systems
Shin, Dong-Jin
Kim, Jeong-Joon
SYMMETRY-BASEL, 2023, 15 (04):
[22] DCOS: Cache embedded switch architecture for distributed shared memory multiprocessor SoCs
Kim, Daewook
Kim, Manho
Sobelman, Gerald E.
2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 979 - +
[23] MULTIPROCESSOR CACHE COHERENCE BASED ON VIRTUAL MEMORY SUPPORT
PETERSEN, K
LI, K
JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 1995, 29 (02) : 158 - 178
[24] Communication Aware Multiprocessor Binding for Shared Memory Systems
Adyanthaya, Shreya
Geilen, Marc
Basten, Twan
Voeten, Jeroen
Schiffelers, Ramon
2016 11TH IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL EMBEDDED SYSTEMS (SIES), 2016,
[25] Fast Secure Communications in Shared Memory Multiprocessor Systems
Lee, Manhee
Ahn, Minseon
Kim, Eun Jung
IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2011, 22 (10) : 1714 - 1721
[26] Queue structures for shared-memory multiprocessor systems
Zhu, WP
34TH ANNUAL SIMULATION SYMPOSIUM, PROCEEDINGS, 2001, : 99 - 106
[27] DESIGN CONSIDERATIONS FOR SHARED MEMORY MULTIPROCESSOR MESSAGE SYSTEMS
ISLAM, N
CAMPBELL, RH
IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 1992, 3 (06) : 702 - 711
[28] Introducing the SCSD "shared cache for shared data" multiprocessor architecture
Mekhiel, NN
INTERNATIONAL SOCIETY FOR COMPUTERS AND THEIR APPLICATIONS 10TH INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED COMPUTING SYSTEMS, 1997, : 407 - 411
[29] Simulation of Cache-based Parallel Processing Systems using Spreadsheets
Diab, Hassan
INTERNATIONAL JOURNAL OF ENGINEERING EDUCATION, 1998, 14 (02) : 136 - 144
[30] USING PROCESSOR-CACHE AFFINITY INFORMATION IN SHARED-MEMORY MULTIPROCESSOR SCHEDULING
SQUILLANTE, MS
LAZOWSKA, ED
IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 1993, 4 (02) : 131 - 143

← 1 2 3 4 5 →