CACHE-BASED ERROR RECOVERY FOR SHARED MEMORY MULTIPROCESSOR SYSTEMS

被引：0
|
作者：
WU, KL
FUCHS, WK
PATEL, JH
机构：
来源：
PROCEEDINGS OF THE 1989 INTERNATIONAL CONFERENCE ON PARALLEL PROCESSING, VOL 1: ARCHITECTURE | 1989年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：I159 / I166
页数：8
相关论文
共 50 条
  • [11] PERFORMANCE ANALYSIS OF A CACHE-BASED MULTIPROCESSOR SYSTEM USING DATA MOVEMENT POLICIES
    TIRUVEEDHULA, V
    BEDI, JS
    MICROPROCESSING AND MICROPROGRAMMING, 1992, 33 (04): : 237 - 248
  • [12] A cache simulator for shared memory systems
    Schintke, F
    Simon, J
    Reinefeld, A
    COMPUTATIONAL SCIENCE -- ICCS 2001, PROCEEDINGS PT 2, 2001, 2074 : 569 - 578
  • [13] ASYMPTOTIC ANALYSIS OF CACHE MEMORY PERFORMANCE IN MULTIPROCESSOR SYSTEMS
    KOGAN, YA
    LYAKHOV, AI
    NERSESYAN, SG
    AUTOMATION AND REMOTE CONTROL, 1986, 47 (11) : 1584 - 1593
  • [14] On the CPU utilization of multiprocessor with shared cache
    Hsu, TH
    Chaudhry, GM
    PARALLEL AND DISTRIBUTED COMPUTING SYSTEMS - PROCEEDINGS OF THE ISCA 9TH INTERNATIONAL CONFERENCE, VOLS I AND II, 1996, : 515 - 520
  • [15] A simulation-based method for the verification of shared memory in multiprocessor systems
    Taylor, S
    Ramey, C
    Barner, C
    Asher, D
    ICCAD 2001: IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, 2001, : 10 - 17
  • [16] Renumbering strategies for unstructured-grid solvers operating on shared-memory, cache-based parallel machines
    Lohner, R
    COMPUTER METHODS IN APPLIED MECHANICS AND ENGINEERING, 1998, 163 (1-4) : 95 - 109
  • [17] MICA: a memory and interconnect simulation environment for cache-based architectures
    Hsiao, Hung-Chang
    King, Chung-Ta
    Proceedings of the IEEE Annual Simulation Symposium, 2000, : 317 - 325
  • [18] Evaluation of Cache-Based Memory Hierarchy for HEVC Video Decoding
    de Souza, Garrenlus
    Bampi, Sergio
    Cerveira, Arthur
    Zatt, Brtmo
    Sampaio, Felipe
    33RD SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI 2020), 2020,
  • [19] Shared Cache Allocation Based on Fairness in a Chip Multiprocessor Architecture
    Wang, Dongfang
    Li, Jingmei
    ADVANCED HYBRID INFORMATION PROCESSING, 2018, 219 : 501 - 504
  • [20] Coarse grain task parallel processing with cache optimization on shared memory multiprocessor
    Ishizaka, K
    Obata, M
    Kasahara, H
    LANGUAGES AND COMPILERS FOR PARALLEL COMPUTING, 2003, 2624 : 352 - 365
12345