Hardware Implementation of the Multirate Decimation Filter for Noise Thermometer based on FPGA

被引：0

作者：

Sharaf, Ramy M. ^{[1
]}

Saleh, Hassan I. ^{[1
]}

Al-Kabbani, Ahmed S. ^{[2
]}

Youssef, Mohammad I. ^{[2
]}

机构：

[1] Atom Energy Author, Cairo, Egypt

[2] Al Azhar Univ, Fac Engn, Cairo, Egypt

来源：

ARAB JOURNAL OF NUCLEAR SCIENCES AND APPLICATIONS | 2013年 / 46卷 / 05期

关键词：

All-pass filters; CIC filter; half-band filter; multirate filter; polyphase filter; FPGA; Noise thermometer;

D O I：

暂无

中图分类号：

TL [原子能技术]; O571 [原子核物理学];

学科分类号：

0827 ; 082701 ;

摘要：

This paper introduces an efficient Field Programmable Gate Array (FPGA) realization of a multirate decimation filter with narrow pass-band and narrow transition band for Noise thermometer application. The filter is composed of three stages; the first stage is a Cascaded Integrator Comb (CIC) decimation filter, the second stage is a two-coefficient half-band (HB) filter and the last stage is a sharper transition half-band filter. The frequency responses and implementation area of the proposed filter stages are compared. Using CIC-HB technique saves 18% of the design area, compared to the six stages half band filters.

引用

页码：205 / 211

页数：7

共 50 条

[31] Compact Implementation IIR Filter in FPGA for Noise Reduction of Sensor Signal
Arauchi, Koki
Maki, Shohei
Inoue, Toshiyuki
Tsuchiya, Akira
Kishine, Keiji
PROCEEDINGS INTERNATIONAL SOC DESIGN CONFERENCE 2017 (ISOCC 2017), 2017, : 258 - 259
[32] High Efficient Half-Band Decimation Filter on FPGA
Debarshi Datta
Himadri Sekhar Dutta
Transactions of the Indian National Academy of Engineering, 2023, 8 (2) : 317 - 323
[33] FPGA implementation of a near computation free image compression scheme based on adaptive decimation
Wu, A
Tsang, PWM
Tang, J
INTEGRATION-THE VLSI JOURNAL, 2003, 36 (03) : 121 - 143
[34] Multirate separable implementation of steerable filter banks
Manduchi, R
Perona, P
ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : D333 - D336
[35] An FPGA-Based Hardware Implementation of Visual based Fall Detection
Ong, Peng Shen
Ooi, Chee Pun
Chang, Yoong Choon
Karuppiah, Ettikan K.
Tahir, Shahirina Mohd
2014 IEEE REGION 10 SYMPOSIUM, 2014, : 397 - 402
[36] Poly-phase Decimation Filter Implementation in VHDL
Kekrt, Daniel
Klima, Milos
Podgorny, Radek
Bohac, Leos
12TH INTERNATIONAL CONFERENCE ON RESEARCH IN TELECOMMUNICATION TECHNOLOGIES (RTT 2010), 2010, : 103 - 108
[37] MPRA implementation of a 1-D decimation filter
Kulkarni, N
Lenders, PM
1996 IEEE TENCON - DIGITAL SIGNAL PROCESSING APPLICATIONS PROCEEDINGS, VOLS 1 AND 2, 1996, : 237 - 240
[38] Design and implementation of cascade decimation filter for radio communications
Grati, K
Ghazel, A
Naviner, L
Moatamri, F
ICECS 2001: 8TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-III, CONFERENCE PROCEEDINGS, 2001, : 1603 - 1606
[39] Experimental result of multirate deadbeat control for PWM inverter using FPGA based hardware controller
Shimogata, S
Horiuchi, M
Yokoyama, T
INTELEC'03: POWERING THE BROADBAND NETWORK, PROCEEDINGS, 2003, : 33 - 39
[40] Design and implementation of a decimation filter for hearing aid applications
Venugopal, V
Abed, KH
Nerurkar, SB
Proceedings of the IEEE SoutheastCon 2004: EXCELLENCE IN ENGINEERING, SCIENCE, AND TECHNOLOGY, 2005, : 111 - 115

← 1 2 3 4 5 →