Hardware Implementation of the Multirate Decimation Filter for Noise Thermometer based on FPGA

被引：0

作者：

Sharaf, Ramy M. ^{[1
]}

Saleh, Hassan I. ^{[1
]}

Al-Kabbani, Ahmed S. ^{[2
]}

Youssef, Mohammad I. ^{[2
]}

机构：

[1] Atom Energy Author, Cairo, Egypt

[2] Al Azhar Univ, Fac Engn, Cairo, Egypt

来源：

ARAB JOURNAL OF NUCLEAR SCIENCES AND APPLICATIONS | 2013年 / 46卷 / 05期

关键词：

All-pass filters; CIC filter; half-band filter; multirate filter; polyphase filter; FPGA; Noise thermometer;

D O I：

暂无

中图分类号：

TL [原子能技术]; O571 [原子核物理学];

学科分类号：

0827 ; 082701 ;

摘要：

This paper introduces an efficient Field Programmable Gate Array (FPGA) realization of a multirate decimation filter with narrow pass-band and narrow transition band for Noise thermometer application. The filter is composed of three stages; the first stage is a Cascaded Integrator Comb (CIC) decimation filter, the second stage is a two-coefficient half-band (HB) filter and the last stage is a sharper transition half-band filter. The frequency responses and implementation area of the proposed filter stages are compared. Using CIC-HB technique saves 18% of the design area, compared to the six stages half band filters.

引用

页码：205 / 211

页数：7

共 50 条

[21] Multirate deadbeat control for PWM inverters using FPGA based hardware controller
Miyashita, K
Hara, H
Shimogata, S
Yokoyama, T
IECON-2002: PROCEEDINGS OF THE 2002 28TH ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY, VOLS 1-4, 2002, : 95 - 100
[22] Novel Multirate Digital Filter for EEG on FPGA
Tabassum, Nazifa
Islam, Sheikh Md. Rabiul
Huang, Xu
2017 2ND INTERNATIONAL CONFERENCE ON ELECTRICAL & ELECTRONIC ENGINEERING (ICEEE), 2017,
[23] Design of CIC based decimation filter structure using FPGA for WiMAX applications
Jayaprakasan, V
Vijayakumar, S.
Naishadhkumar, Pandya Vyomal
IEICE ELECTRONICS EXPRESS, 2019, 16 (07): : 1 - 6
[24] Design and Implementation of CIC Based Decimation filter For Improved Frequency Response
Singh, R. K.
Richa
Katiyar, Amit
2009 INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN ELECTRONIC AND PHOTONIC DEVICES AND SYSTEMS (ELECTRO-2009), 2009, : 236 - +
[25] Modified Comb Decimation Filter: Design and Implementation
Garcia Baez, Ricardo
Jovanovic Dolecek, Gordana
2016 IEEE 59TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2016, : 153 - 156
[26] An optimum FIR filter implementation for color signal decimation in SD-DVCR system using FPGA
Kim, SH
Park, HS
Ro, SY
Lim, YT
Park, GC
Kim, KD
INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS, 1997 DIGEST OF TECHNICAL PAPERS, 1997, : 234 - 235
[27] A survey of FPGA-based hardware implementation of ANNs
Liu, JH
Liang, DQ
PROCEEDINGS OF THE 2005 INTERNATIONAL CONFERENCE ON NEURAL NETWORKS AND BRAIN, VOLS 1-3, 2005, : 915 - 918
[28] FPGA Implementation of LMS Self Correcting Adaptive Filter (SCAF) and Hardware Analysis
Nekouei, Farzad
Talebi, Neda Zargar
Kavian, Yousef S.
Mahani, Ali
PROCEEDINGS OF THE 2012 8TH INTERNATIONAL SYMPOSIUM ON COMMUNICATION SYSTEMS, NETWORKS & DIGITAL SIGNAL PROCESSING (CSNDSP), 2012,
[29] FPGA implementation of hardware voter
Krstic, MD
Stojcev, MK
TELSIKS 2001, VOL 1 & 2, PROCEEDINGS, 2001, : 401 - 404
[30] FPGA Implementation of an Adaptive Filter Robust to Impulsive Noise: Two Approaches
Rosado-Munoz, Alfredo
Bataller-Mompean, Manuel
Soria-Olivas, Emilio
Scarante, Claudio
Guerrero-Martinez, Juan F.
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2011, 58 (03) : 860 - 870

← 1 2 3 4 5 →