SPARCLE - AN EVOLUTIONARY PROCESSOR DESIGN FOR LARGE-SCALE MULTIPROCESSORS

被引：46
|
作者：
AGARWAL, A
KUBIATOWICZ, J
KRANZ, D
LIM, BH
YEUNG, D
DSOUZA, G
PARKIN, M
机构：
[1] MIT,COMP SCI LAB,545 TECHNOL SQ,CAMBRIDGE,MA 02139
[2] LSI LOG,SPARC SYST DIV,MILPITAS,CA
[3] LSI LOG,COREWARE GRP,MILPITAS,CA
[4] MIT,DEPT ELECT & COMP ENGN,CAMBRIDGE,MA 02139
[5] MIT,DEPT ELECT ENGN & COMP SCI,CAMBRIDGE,MA 02139
来源：
IEEE MICRO | 1993年 / 13卷 / 03期
基金：
美国国家科学基金会;
关键词：
D O I：
10.1109/40.216748
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Working jointly at MIT, LSI Logic, and Sun Microsystems, designers created the sparcle processing chip by evolving an existing RISC architecture toward a processor suited for large-scale multiprocessors. This chip supports three multiprocessor mechanisms: fast context switching, fast, user-level message handling, and fine-grain synchronization. The Sparcle effort demonstrates that RISC architectures coupled with a communications and memory management unit do not require major architectural changes to support multiprocessing efficiently.
引用
收藏
页码：48 / 61
页数：14
相关论文
共 50 条
  • [1] DESIGN OF AN ADAPTIVE CACHE COHERENCE PROTOCOL FOR LARGE-SCALE MULTIPROCESSORS
    YANG, Q
    THANGADURAI, G
    BHUYAN, LN
    [J]. IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 1992, 3 (03) : 281 - 293
  • [2] WAITING ALGORITHMS FOR SYNCHRONIZATION IN LARGE-SCALE MULTIPROCESSORS
    LIM, BH
    AGARWAL, A
    [J]. ACM TRANSACTIONS ON COMPUTER SYSTEMS, 1993, 11 (03): : 253 - 294
  • [3] Lazy TLB consistency for large-scale multiprocessors
    Chang, MS
    Koh, K
    [J]. SECOND AIZU INTERNATIONAL SYMPOSIUM ON PARALLEL ALGORITHMS/ARCHITECTURE SYNTHESIS, PROCEEDINGS, 1997, : 308 - 315
  • [4] Very Large-Scale Integrated Processor
    Takano, Shigeyuki
    [J]. 2012 IEEE 26TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS & PHD FORUM (IPDPSW), 2012, : 821 - 828
  • [5] System design for large-scale ion trap quantum information processor
    Kim, J
    Pau, S
    Ma, Z
    McLellan, HR
    Gates, JV
    Kornblit, A
    Slusher, RE
    Jopson, RM
    Kang, I
    Dinu, M
    [J]. QUANTUM INFORMATION & COMPUTATION, 2005, 5 (07) : 515 - 537
  • [6] Clustered affinity scheduling on large-scale NUMA multiprocessors
    Wang, YM
    Wang, HH
    Chang, RC
    [J]. JOURNAL OF SYSTEMS AND SOFTWARE, 1997, 39 (01) : 61 - 70
  • [7] A new scalable directory architecture for large-scale multiprocessors
    Acacio, ME
    González, J
    García, JM
    Duato, J
    [J]. HPCA: SEVENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTING ARCHITECTURE, PROCEEDINGS, 2001, : 97 - 106
  • [8] Architectural Exploration of Large-Scale Hierarchical Chip Multiprocessors
    Nikitin, Nikita
    de San Pedro, Javier
    Cortadella, Jordi
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2013, 32 (10) : 1569 - 1582
  • [9] MEMORY MANAGEMENT IN SYMUNIX-II - A DESIGN FOR LARGE-SCALE SHARED MEMORY MULTIPROCESSORS
    EDLER, J
    LIPKIS, J
    SCHONBERG, E
    [J]. PROCEEDINGS : WORKSHOP ON UNIX AND SUPERCOMPUTERS, 1988, : 151 - 168
  • [10] EVOLUTIONARY DATABASE DESIGN AND DEVELOPMENT IN VERY LARGE-SCALE MIS
    FILTEAU, MC
    KASSICIEH, SK
    TRIPP, RS
    [J]. INFORMATION & MANAGEMENT, 1988, 15 (04) : 203 - 212
12345