A new scalable directory architecture for large-scale multiprocessors

被引:23
|
作者
Acacio, ME [1 ]
González, J [1 ]
García, JM [1 ]
Duato, J [1 ]
机构
[1] Univ Murcia, Dipartimento Ing & Tecnol Computadores, E-30071 Murcia, Spain
关键词
D O I
10.1109/HPCA.2001.903255
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The memory overhead introduced by directories constitutes a major hurdle in the scalability of cc-NUMA architectures, which makes the shared-memory paradigm unfeasible for very large-scale systems. This work is focused on improving the scalability of shared-memory multiprocessors by significantly reducing the size of the director)! We propose multilayer clustering as an effective approach to reduce the directory-entry width. Detailed evaluation for 64 processors shows that using this approach we can drastically reduce the memory overhead, while suffering a performance degradation very similar to previous compressed schemes (such as Coarse Vector). In addition, a novel two-level directory architecture is proposed in order to eliminate the penalty caused by these compressed directories. This organization consists of a small Full-Map first-level directory (which provides precise information for the most recently referenced lines) and a compressed second-level directory (which provides in-excess information). Results show that a system with this directory architecture can achieve the same performance as a multiprocessor with a big and non-scalable Full-Map directory, with a very significant reduction of the memory overhead.
引用
收藏
页码:97 / 106
页数:10
相关论文
共 50 条
  • [1] A scalable cache coherent architecture for large-scale mesh-connected multiprocessors
    Rhee, Y
    Lee, J
    [J]. THIRD INTERNATIONAL SYMPOSIUM ON PARALLEL ARCHITECTURES, ALGORITHMS, AND NETWORKS, PROCEEDINGS (I-SPAN '97), 1997, : 64 - 70
  • [2] Extending SCI on hierarchical directory trees for large-scale multiprocessors
    Lu, IZ
    Chen, TF
    [J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 1997, E80D (04) : 434 - 440
  • [3] DIRECTORY-BASED CACHE COHERENCE IN LARGE-SCALE MULTIPROCESSORS
    CHAIKEN, D
    FIELDS, C
    KURIHARA, K
    AGARWAL, A
    [J]. COMPUTER, 1990, 23 (06) : 49 - 58
  • [4] Inimizing the directory size for large-scale shared-memory multiprocessors
    Kong, J
    Yew, PC
    Lee, GH
    [J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2005, E88D (11): : 2533 - 2543
  • [5] A hierarchical memory directory scheme via extending SCI for large-scale multiprocessors
    Chen, TF
    Lu, IZ
    [J]. HIGH PERFORMANCE COMPUTING ON THE INFORMATION SUPERHIGHWAY - HPC ASIA '97, PROCEEDINGS, 1997, : 18 - 23
  • [6] NUDA: Non-Uniform Directory Architecture for Scalable Chip Multiprocessors
    Shu, Wei
    Tzeng, Nian-Feng
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2018, 67 (05) : 740 - 747
  • [7] A novel lightweight directory architecture for scalable shared-memory multiprocessors
    Ros, A
    Acacio, ME
    García, JM
    [J]. EURO-PAR 2005 PARALLEL PROCESSING, PROCEEDINGS, 2005, 3648 : 582 - 591
  • [8] A scalable overlay multicast architecture for large-scale applications
    Lao, Li
    Cui, Jun-Hong
    Gerla, Mario
    Chen, Shigang
    [J]. IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2007, 18 (04) : 449 - 459
  • [9] Broadcast directory: A scalable cache coherent architecture for mesh-connected multiprocessors
    Rhee, Y
    Lee, J
    [J]. JOURNAL OF SYSTEMS ARCHITECTURE, 2000, 46 (10) : 903 - 918
  • [10] SuperFlow: A Reliable and Scalable Architecture for Large-Scale Enterprise Networks
    Hu Guangwu
    Jiang Yong
    Chen Wenlong
    Chen Tan
    Wu Jianping
    [J]. CHINESE JOURNAL OF ELECTRONICS, 2016, 25 (06) : 1134 - 1140