Lazy TLB consistency for large-scale multiprocessors

被引:2
|
作者
Chang, MS
Koh, K
机构
关键词
D O I
10.1109/AISPAS.1997.581683
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The memory system performance heavily depends on the efficiency of a translation lookaside buffer(TLB), a cache for fast address translation. Recent trends towards multiprocessing as well as modular software structure impose more stress on TLBs, since consistency among multiple TLBs should be maintained. However, previous TLB consistency schemes do nor seem suitable for large-scale multiprocessors, because they require interprocessor interrupts which are extremely harmful to the overall system performance. In this paper, we propose a lazy TLB scheme for large-scale multiprocessors. By exploiting the potential of lazy release consistency, the scheme postpones the TLB synchronization until the time of an acquire access to the shared data. This scheme allows a processor to invalidate remote TLBs asynchronously, and eliminates the need for interprocessor interrupts. Simulation results show that the lazy TLB scheme is very efficient for large-scale multiprocessors.
引用
收藏
页码:308 / 315
页数:8
相关论文
共 50 条
  • [1] WAITING ALGORITHMS FOR SYNCHRONIZATION IN LARGE-SCALE MULTIPROCESSORS
    LIM, BH
    AGARWAL, A
    [J]. ACM TRANSACTIONS ON COMPUTER SYSTEMS, 1993, 11 (03): : 253 - 294
  • [2] LOW-SYNCHRONIZATION TRANSLATION LOOKASIDE BUFFER CONSISTENCY IN LARGE-SCALE SHARED-MEMORY MULTIPROCESSORS
    ROSENBURG, BS
    [J]. OPERATING SYSTEMS REVIEW, VOL 23, NO 5, SPECIAL ISSUE: PROCEEDINGS OF THE TWELFTH ACM SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES, 1989, : 137 - 146
  • [3] TLB-CONSISTENCY ON HIGHLY-PARALLEL SHARED-MEMORY MULTIPROCESSORS
    TELLER, PJ
    KENNER, R
    SNIR, M
    [J]. PROCEEDINGS OF THE TWENTY-FIRST, ANNUAL HAWAII INTERNATIONAL CONFERENCE ON SYSTEM SCIENCES, VOLS 1-4: ARCHITECTURE TRACK, SOFTWARE TRACK, DECISION SUPPORT AND KNOWLEDGE BASED SYSTEMS TRACK, APPLICATIONS TRACK, 1988, : 184 - 193
  • [4] SPARCLE - AN EVOLUTIONARY PROCESSOR DESIGN FOR LARGE-SCALE MULTIPROCESSORS
    AGARWAL, A
    KUBIATOWICZ, J
    KRANZ, D
    LIM, BH
    YEUNG, D
    DSOUZA, G
    PARKIN, M
    [J]. IEEE MICRO, 1993, 13 (03) : 48 - 61
  • [5] Clustered affinity scheduling on large-scale NUMA multiprocessors
    Wang, YM
    Wang, HH
    Chang, RC
    [J]. JOURNAL OF SYSTEMS AND SOFTWARE, 1997, 39 (01) : 61 - 70
  • [6] A new scalable directory architecture for large-scale multiprocessors
    Acacio, ME
    González, J
    García, JM
    Duato, J
    [J]. HPCA: SEVENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTING ARCHITECTURE, PROCEEDINGS, 2001, : 97 - 106
  • [7] Architectural Exploration of Large-Scale Hierarchical Chip Multiprocessors
    Nikitin, Nikita
    de San Pedro, Javier
    Cortadella, Jordi
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2013, 32 (10) : 1569 - 1582
  • [8] The results of: Profiling large-scale lazy functional programs
    Jarvis, SA
    Morgan, RG
    [J]. IMPLEMENTATION OF FUNCTIONAL LANGUAGES, 1997, 1268 : 200 - 221
  • [9] DESIGN OF AN ADAPTIVE CACHE COHERENCE PROTOCOL FOR LARGE-SCALE MULTIPROCESSORS
    YANG, Q
    THANGADURAI, G
    BHUYAN, LN
    [J]. IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 1992, 3 (03) : 281 - 293
  • [10] DISTRIBUTING HOT-SPOT ADDRESSING IN LARGE-SCALE MULTIPROCESSORS
    YEW, PC
    TZENG, NF
    LAWRIE, DH
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1987, 36 (04) : 388 - 395