LEAKAGE CURRENTS IN SOI MOSFETS

被引:5
|
作者
ANNAMALAI, NK [1 ]
BIWER, MC [1 ]
机构
[1] NORTHEASTERN UNIV,DEPT ELECT & COMP ENGN,BOSTON,MA 02115
关键词
Dosimetry - Semiconducting Silicon - Substrates;
D O I
10.1109/23.25467
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Total-dose response of both NMOS and PMOS FETs fabricated on SOI substrates was studied. Two types of back-channel leakage currents were identified. A back-channel leakage due to MOSFET action uses the substrate bias as the gate bias. The other component is due to soft reverse characteristics of the body-drain junction. The back-channel leakage due to MOSFET action varies with the substrate bias and varies with irradiation due to the threshold voltage shift. The soft reverse characteristics are a function of drain-body voltage and vary with substrate bias and irradiation. I-V characteristics and subthreshold currents of both front and back channels as a function of total dose were obtained.
引用
收藏
页码:1372 / 1378
页数:7
相关论文
共 50 条
  • [31] NBTI Reliability of Strained SOI MOSFETs
    Thareja, Gaurav
    Lee, Jack
    Thean, Aaron Voon-Yew
    Vartanian, Victor
    Nguyen, Bich-Yen
    ISTFA 2006, 2006, : 423 - +
  • [32] MEASUREMENT OF SUBSTRATE CURRENT IN SOI MOSFETS
    NGUYEN, CT
    VERPLOEG, EP
    KUEHNE, SC
    PLUMMER, JD
    WONG, SS
    RENTELN, P
    IEEE ELECTRON DEVICE LETTERS, 1994, 15 (04) : 132 - 134
  • [33] Piezoresistivity in unstrained and strained SOI MOSFETs
    Berthelon, R.
    Casse, M.
    Rideau, D.
    Nier, O.
    Andrieu, F.
    Vincent, E.
    Reimbold, G.
    2014 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2014,
  • [34] Ambipolar Schottkey barrier SOI MOSFETs
    Lin, HC
    Lu, CY
    Wang, MF
    Huang, TY
    2001 INTERNATIONAL SEMICONDUCTOR DEVICE RESEARCH SYMPOSIUM, PROCEEDINGS, 2001, : 473 - 476
  • [35] Investigation of SOI MOSFETs with ultimate thickness
    Ernst, T.
    Munteanu, D.
    Cristoloveanu, S.
    Ouisse, T.
    Horiguchi, S.
    Ono, Y.
    Takahashi, Y.
    Murase, K.
    Microelectronic Engineering, 1999, 48 (01): : 339 - 342
  • [36] Characterisation of SOI MOSFETS at microwave frequencies
    Gillon, R
    Raskin, JP
    Vanhoenacker, D
    Colinge, JP
    Dambrine, G
    PROCEEDINGS OF THE EIGHTH INTERNATIONAL SYMPOSIUM ON SILICON-ON-INSULATOR TECHNOLOGY AND DEVICES, 1997, 97 (23): : 149 - 154
  • [37] Noise characteristics of nanoscaled SOI MOSFETs
    Lukyanchikova, Nataliya
    Garbar, Nikolay
    Kudina, Valeriya
    Smolanka, Alexander
    Simoen, Eddy
    Claeys, Cor
    INTERNATIONAL CONFERENCE MICRO- AND NANO-ELECTRONICS 2012, 2012, 8700
  • [38] Investigation of SOI MOSFETs with ultimate thickness
    Ernst, T
    Munteanu, D
    Cristoloveanu, S
    Ouisse, T
    Horiguchi, S
    Ono, Y
    Takahashi, Y
    Murase, K
    MICROELECTRONIC ENGINEERING, 1999, 48 (1-4) : 339 - 342
  • [39] Temperature effects on trigate SOI MOSFETs
    Colinge, JP
    Floyd, L
    Quinn, AJ
    Redmond, G
    Alderman, JC
    Xiong, W
    Cleavelin, CR
    Schulz, T
    Schruefer, K
    Knoblinger, G
    Patruno, P
    IEEE ELECTRON DEVICE LETTERS, 2006, 27 (03) : 172 - 174
  • [40] Multi-gate SOI MOSFETs
    Colinge, J. P.
    MICROELECTRONIC ENGINEERING, 2007, 84 (9-10) : 2071 - 2076