32-BIT EMULATORS STRUGGLE WITH PROCESSOR COMPLEXITIES

被引：0
|
作者：
CHILD, J
机构：
来源：
COMPUTER DESIGN | 1991年 / 30卷 / 08期
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：123 / 127
页数：5
相关论文
共 50 条
  • [41] POWER OPTIMIZATION FOR THE DATAPATH OF A 32-BIT RECONFIGURABLE PIPELINED DSP PROCESSOR
    Han Liang Chen Jie Chen Xiaodong Institute of Microelectronics Chinese Academy of Sciences Beijing China
    [J]. Journal of Electronics., 2005, (06)
  • [42] 32-BIT DECISIONS
    ABATEMARCO, F
    [J]. PERSONAL COMPUTING, 1989, 13 (08): : 5 - 5
  • [43] DC-accurate, 32-bit DAC achieves 32-bit resolution
    Rowe, Martin
    Granville, Fran
    [J]. EDN, 2008, 53 (22) : 61 - 62
  • [44] 1024-bit/2048-bit RSA implementation on 32-bit processor for public key cryptography
    Ashith, M.B.
    [J]. 2002, Inst. of Electronics and Telecommunication Engineers (19):
  • [45] 1024-bit/2048-bit RSA implementation on 32-bit processor for public key cryptography
    Ashith, MB
    [J]. IETE TECHNICAL REVIEW, 2002, 19 (04): : 203 - 205
  • [46] RTL Implementation for a Specific ALU of the 32-bit VLIW DSP Processor Core
    Khoi-Nguyen Le-Huu
    Anh-Vu Dinh-Duc
    Quoc-Minh Dang-Do
    Trong-Tu Bui
    [J]. 2014 INTERNATIONAL CONFERENCE ON ADVANCED TECHNOLOGIES FOR COMMUNICATIONS (ATC), 2014, : 387 - 392
  • [47] DATA BYPASSING ARCHITECTURE AND CIRCUIT DESIGN FOR 32-BIT DIGITAL SIGNAL PROCESSOR
    Chen Xiaoyi Yao Qingdong Liu Peng Dept of Information Science and Electronic Engineering Zhejiang University Hangzhou China
    [J]. Journal of Electronics., 2005, (06)
  • [48] ARM7 compatible 32-bit RISC processor design and verification
    Jeong, GY
    Park, JS
    Jo, HW
    Yoon, BW
    Lee, MJ
    [J]. KORUS 2005, PROCEEDINGS, 2005, : 607 - 610
  • [49] Architectural Design Issues in a Clockless 32-Bit Processor Using an Asynchronous HDL
    Oh, Myeong-Hoon
    Kim, Young Woo
    Kwak, Sanghoon
    Shin, Chi-Hoon
    Kim, Sung-Nam
    [J]. ETRI JOURNAL, 2013, 35 (03) : 480 - 490
  • [50] SPARCLITE INTEGRATES 32-BIT RISC PROCESSOR WITH DATA AND INSTRUCTION CACHES AND DMA
    WEISS, R
    [J]. EDN, 1993, 38 (15) : 129 - 129
12345