SPARCLITE INTEGRATES 32-BIT RISC PROCESSOR WITH DATA AND INSTRUCTION CACHES AND DMA

被引:0
|
作者
WEISS, R
机构
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:129 / 129
页数:1
相关论文
共 50 条
  • [1] Verification of a 32-bit RISC processor core
    Kasanko, T
    Nurmi, J
    [J]. 2004 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, 2004, : 107 - 110
  • [2] Towards a RISC Instruction Set Architecture for the 32-bit VLIW DSP Processor Core
    Le-Huu, Khoi-Nguyen
    Ho, Diem
    Dinh-Duc, Anh-Vu
    Vu, Thanh T.
    [J]. 2014 IEEE REGION 10 SYMPOSIUM, 2014, : 414 - 419
  • [3] SHA-3 Instruction Set Extension for A 32-bit RISC Processor Architecture
    Eissa, Ahmed S.
    Elmohr, Mahmoud A.
    Saleh, Mostafa A.
    Ahmed, Khaled E.
    Farag, Mohammed M.
    [J]. 2016 IEEE 27TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS (ASAP), 2016, : 233 - 234
  • [4] A 32-bit RISC processor with concurrent error detection
    Maamar, A
    Russell, G
    [J]. 24TH EUROMICRO CONFERENCE - PROCEEDING, VOLS 1 AND 2, 1998, : 461 - 467
  • [5] Design of 32-bit RISC processor and efficient verification
    Jeong, GY
    Park, JS
    [J]. KORUS 2003: 7TH KOREA-RUSSIA INTERNATIONAL SYMPOSIUM ON SCIENCE AND TECHNOLOGY, VOL 2, PROCEEDINGS: ELECTRICAL ENGINEERING AND INFORMATION TECHNOLOGY, 2003, : 222 - 227
  • [6] 32-BIT RISC PROCESSOR EXECUTES AT FULL THROTTLE
    STOCKTON, JF
    FARRELL, JJ
    [J]. ELECTRONIC PRODUCTS MAGAZINE, 1986, 28 (24): : 44 - 51
  • [7] 32-BIT PROCESSOR CHIP INTEGRATES MAJOR SYSTEM FUNCTIONS
    ALPERT, D
    CARBERRY, D
    YAMAMURA, M
    CHOW, Y
    MAK, P
    [J]. ELECTRONICS, 1983, 56 (14): : 113 - 119
  • [8] INTEGER AND CONTROL UNITS FOR A GAAS 32-BIT RISC PROCESSOR
    CARBALLO, PP
    SARMIENTO, R
    NUNEZ, A
    [J]. MICROPROCESSING AND MICROPROGRAMMING, 1993, 37 (1-5): : 105 - 108
  • [9] 32-BIT RISC PROCESSOR EXECUTES AT FULL THROTTLE.
    Stockton, John F.
    Farrell III, James J.
    [J]. Electronic Products (Garden City, New York), 1986, 28 (24): : 44 - 51
  • [10] A Proposed RISC Instruction Set Architecture for the MAC Unit of 32-bit VLIW DSP Processor Core
    Khoi-Nguyen Le-Huu
    Anh-Vu Dinh-Duc
    Thanh Vu
    Quoc-Minh Dang-Do
    Vy Luu
    Trong-Tu Bui
    [J]. 2014 INTERNATIONAL CONFERENCE ON COMPUTING, MANAGEMENT AND TELECOMMUNICATIONS (COMMANTEL), 2014, : 170 - 175