LOMACH - A MOS CIRCUIT MASK CHECKING LOGIC SIMULATOR

被引：2
|
作者：
SZANTO, L
机构：
来源：
COMPUTER-AIDED DESIGN | 1982年 / 14卷 / 06期
关键词：
D O I：
10.1016/0010-4485(82)90055-0
中图分类号：
TP31 [计算机软件];
学科分类号：
081202 ; 0835 ;
摘要：
引用
收藏
页码：313 / 319
页数：7
相关论文
共 50 条
  • [1] MACLOS-MASK CHECKING LOGIC SIMULATOR
    HIRABAYASHI, K
    KAWAMURA, M
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1980, 15 (03) : 368 - 370
  • [2] MACTIS - A MASK CHECKING TIMING SIMULATOR
    KAWAMURA, M
    HIRABAYASHI, K
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1980, 27 (12): : 1276 - 1278
  • [3] COUPLING A DIGITAL LOGIC SIMULATOR AND AN ANALOG CIRCUIT SIMULATOR
    CORMAN, T
    WIMBROW, MU
    VLSI SYSTEMS DESIGN, 1988, 9 (02): : 38 - &
  • [4] MOS/LSI ORIENTED LOGIC SIMULATOR.
    Holt, Dan
    Hutchings, Dave
    Proceedings - Design Automation Conference, 1981, : 280 - 287
  • [5] A MOS transistor thermal sub-circuit for the SPICE circuit simulator
    Nooshabadi, S
    Visweswaran, GS
    Nagchoudhuri, D
    MICROELECTRONICS JOURNAL, 1998, 29 (4-5) : 229 - 234
  • [6] MOS transistor thermal sub-circuit for the SPICE circuit simulator
    Northern Territory Univ
    Microelectron J, 4-5 (229-234):
  • [7] A neuron MOS viriable logic circuit with the simplified circuit structure
    Ishikawa, Y
    Fukai, S
    PROCEEDINGS OF 2004 IEEE ASIA-PACIFIC CONFERENCE ON ADVANCED SYSTEM INTEGRATED CIRCUITS, 2004, : 436 - 437
  • [8] A precise event-driven MOS circuit simulator
    Kage, T
    Fujisawa, H
    Kawafuji, F
    Kitaura, T
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1996, E79A (03) : 339 - 346
  • [9] Using Logic Synthesis and Circuit Reasoning for Equivalence Checking
    Fan, Quanrun
    Pan, Feng
    Duan, Xindong
    ADVANCED MANUFACTURING SYSTEMS, PTS 1-3, 2011, 201-203 : 836 - 840
  • [10] CircuitVerse: A Simulator for Teaching and Learning of Digital Logic Circuit
    Gang Liu
    Yumin Tian
    Zili Wu
    Lin Yu
    计算机教育, 2021, (12) : 98 - 105
12345