共 50 条
- [41] MOTIS - MOS TIMING SIMULATOR IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1975, 22 (12): : 901 - 910
- [43] VWSIM: A Circuit Simulator ELECTRONIC PROCEEDINGS IN THEORETICAL COMPUTER SCIENCE, 2022, (359): : 61 - 75
- [45] Design of quaternary logic gate using double pass-transistor logic with neuron MOS down literal circuit 34TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 2004, : 198 - 203
- [48] Temporal logic and model checking VERIFICATION OF DIGITAL AND HYBRID SYSTEM, 2000, 170 : 36 - 54
- [49] Model Checking of Spatial Logic 2020 27TH ASIA-PACIFIC SOFTWARE ENGINEERING CONFERENCE (APSEC 2020), 2020, : 169 - 177
- [50] Temporal logic model checking LOGIC PROGRAMMING - PROCEEDINGS OF THE 1997 INTERNATIONAL SYMPOSIUM, 1997, : 3 - 3