LOMACH - A MOS CIRCUIT MASK CHECKING LOGIC SIMULATOR

被引：2
|
作者：
SZANTO, L
机构：
来源：
COMPUTER-AIDED DESIGN | 1982年 / 14卷 / 06期
关键词：
D O I：
10.1016/0010-4485(82)90055-0
中图分类号：
TP31 [计算机软件];
学科分类号：
081202 ; 0835 ;
摘要：
引用
收藏
页码：313 / 319
页数：7
相关论文
共 50 条
  • [21] Effect of FPGA Circuit Implementation on Error Detection Using Logic Implication Checking
    Afzaal, Umar
    Hassan, Abdus Sami
    Arifeen, Tooba
    Lee, Jeong-A
    2018 21ST EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2018), 2018, : 196 - 200
  • [22] SWITCHING NETWORK LOGIC APPROACH TO SEQUENTIAL MOS CIRCUIT-DESIGN
    WU, MY
    HAJJ, IN
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1989, 8 (07) : 782 - 794
  • [23] A UNIFIED THEORY FOR MOS CIRCUIT-DESIGN SWITCHING NETWORK LOGIC
    WU, MY
    SHU, W
    CHAN, SP
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1985, 58 (01) : 1 - 33
  • [24] MASK PATTERN ANALYZER WITH CIRCUIT CHECK DATA AND LOGIC SIMULATION OUTPUTS.
    Barnes, Donald E.
    1600, IEEE (77CH1315-1 C/CAS), New York, NY
  • [25] RELAX - A NEW CIRCUIT SIMULATOR FOR LARGE-SCALE MOS INTEGRATED-CIRCUITS
    LELARASMEE, E
    SANGIOVANNIVINCENTELLI, A
    COMPUTER-AIDED DESIGN, 1983, 15 (05) : 262 - 270
  • [26] An efficient circuit-based SAT solver and its application in logic equivalence checking
    Hu, Kunmei
    Chu, Zhufei
    MICROELECTRONICS JOURNAL, 2023, 142
  • [27] MTJ/MOS-Hybrid Logic-Circuit Design Flow for Nonvolatile Logic-in-Memory LSI
    Natsui, Masanori
    Hanyu, Takahiro
    Sakimura, Noboru
    Sugibayashi, Tadahiko
    2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2013, : 105 - 108
  • [28] CURRENT-LIMITED SWITCH-LEVEL TIMING SIMULATOR FOR MOS LOGIC-NETWORKS
    RUAN, G
    VLACH, J
    BARBY, JA
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1988, 7 (06) : 659 - 667
  • [29] Production Mask Composition Checking Flow
    Ma, Shou-Yuan
    Yang, Chuen-Huei
    Tsai, Joe
    Wang, Alice
    Lin, Roger
    Lee, Rachel
    Deng, Erwin
    Lin, Ling-Chieh
    Liao, Hung-Yueh
    Tsai, Jenny
    Bowhill, Amanda
    Vu, Hien
    Russell, Gordon
    PHOTOMASK JAPAN 2016: XXIII SYMPOSIUM ON PHOTOMASK AND NEXT-GENERATION LITHOGRAPHY MASK TECHNOLOGY, 2016, 9984
  • [30] CHECKING DFT RULES WITH A VHDL SIMULATOR
    GLUNZ, W
    ROSSEL, T
    COMPUTER HARDWARE DESCRIPTION LANGUAGES AND THEIR APPLICATIONS, 1993, 32 : 537 - 550
12345