A Temperature Compensation Technique for a Dynamic Amplifier in Pipelined-SAR ADCs

被引：10

作者：

Zhang, Minglei ^{[1
,2
]}

Noh, Kyoohyun ^{[2
]}

Fan, Xiaohua ^{[1
]}

Sanchez-Sinencio, Edgar ^{[2
]}

机构：

[1] Chinese Acad Sci, Inst Microelect, Beijing 100029, Peoples R China

[2] Texas A&M Univ, Dept Elect & Comp Engn, College Stn, TX 77843 USA

来源：

IEEE SOLID-STATE CIRCUITS LETTERS | 2018年 / 1卷 / 01期

关键词：

Common-mode (CM) detector; dynamic amplifier; pipelined-successive approximation register (SAR) analog-to-digital converter (ADC); residue amplifier; temperature compensation;

D O I：

10.1109/LSSC.2018.2794783

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This letter presents a temperature compensation technique for the gain of a dynamic amplifier in a pipelined-successive approximation register analog-to-digital converter. A fully dynamic temperature-dependent common-mode detector is proposed to assist in the compensation process of the dynamic amplifier. A single-stage dynamic amplifier with the proposed temperature compensation technique was designed and fabricated in a 130-nm CMOS process with an active area of 0.0135 mm(2). With a 1.2-V power supply, the dynamic amplifier consumes 0.11 mW at 50 MS/s, and the proposed technique reduces the gain variation of the dynamic amplifier from 12.5% to 2.1% across the temperature range of -20 degrees C to 85 degrees C.

引用

页码：10 / 13

页数：4

共 50 条

[41] An amplifier-sharing technique for pipeline ADCs
Hu, Rongbin
Wang, Yonglu
Zhang, Zhenpin
Zhang, Xiaoying
PROCEEDINGS OF THE 2015 INTERNATIONAL POWER, ELECTRONICS AND MATERIALS ENGINEERING CONFERENCE, 2015, 17 : 115 - 118
[42] An Offset Double Conversion Technique for Digital Calibration of Pipelined ADCs
Peng, Bei
Li, Hao
Lin, Pingfen
Chiu, Yun
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2010, 57 (12) : 961 - 965
[43] A hybrid DAC switching technique for SAR ADCs
Sharath R. Srinivasan
Poras T. Balsara
Analog Integrated Circuits and Signal Processing, 2017, 92 : 179 - 187
[44] A 9-bit, 110-MS/s Pipelined-SAR ADC Using Time-Interleaved Technique with Shared Comparator
Kim, Taehoon
Kim, Sunkwon
Woo, Jong-Kwan
Lee, Hyongmin
Kim, Suhwan
2015 28TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2015, : 170 - 174
[45] All-Digital Background Calibration of a Pipelined-SAR ADC Using the "Split ADC" Architecture
Zhou, Jingpeng
Wang, Peng
Luo, Zhiqiang
Li, Fule
2023 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS, 2023,
[46] A 300MHz 10b Time-Interleaved Pipelined-SAR ADC
Sun, Lu
Lu, Yuxiao
Mo, Tingting
2013 IEEE 10TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2013,
[47] Artificial Neural Network Based Calibration for a 12 b 250 MS/s Pipelined-SAR ADC With Ring Amplifier in 40-nm CMOS
Liu, Bin
Li, Nannan
Chen, Xuhui
Dai, Zhichao
Ge, Yufeng
Jiang, Zheng
Qi, Huanhuan
Zhang, Jie
Wang, Jinfu
Wang, Xiaofei
Chen, Zhenhai
Xue, Yan
Zhang, Hong
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2024, : 5067 - 5080
[48] A 13b 4GS/s Digitally Assisted Dynamic 3-Stage Asynchronous Pipelined-SAR ADC
Vaz, Bruno
Lynam, Adrian
Verbruggen, Bob
Laraba, Asma
Mesadri, Conrado
Boumaalif, Ali
Mcgrath, John
Kamath, Umanath
De Le Torre, Ronnie
Manlapat, Alvin
Breathnach, Daire
Erdmann, Christophe
Farley, Brendan
2017 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC), 2017, : 276 - 276
[49] An Operational Amplifier for High Performance Pipelined ADCs in 65nm CMOS
Payami, Sima
Ojani, Amin
2012 NORCHIP, 2012,
[50] Digital calibration of inter-stage nonlinear errors in pipelined SAR ADCs
Yuan Zhou
Yun Chiu
Analog Integrated Circuits and Signal Processing, 2015, 82 : 533 - 542

← 1 2 3 4 5 →