A Temperature Compensation Technique for a Dynamic Amplifier in Pipelined-SAR ADCs

被引:10
|
作者
Zhang, Minglei [1 ,2 ]
Noh, Kyoohyun [2 ]
Fan, Xiaohua [1 ]
Sanchez-Sinencio, Edgar [2 ]
机构
[1] Chinese Acad Sci, Inst Microelect, Beijing 100029, Peoples R China
[2] Texas A&M Univ, Dept Elect & Comp Engn, College Stn, TX 77843 USA
来源
IEEE SOLID-STATE CIRCUITS LETTERS | 2018年 / 1卷 / 01期
关键词
Common-mode (CM) detector; dynamic amplifier; pipelined-successive approximation register (SAR) analog-to-digital converter (ADC); residue amplifier; temperature compensation;
D O I
10.1109/LSSC.2018.2794783
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This letter presents a temperature compensation technique for the gain of a dynamic amplifier in a pipelined-successive approximation register analog-to-digital converter. A fully dynamic temperature-dependent common-mode detector is proposed to assist in the compensation process of the dynamic amplifier. A single-stage dynamic amplifier with the proposed temperature compensation technique was designed and fabricated in a 130-nm CMOS process with an active area of 0.0135 mm(2). With a 1.2-V power supply, the dynamic amplifier consumes 0.11 mW at 50 MS/s, and the proposed technique reduces the gain variation of the dynamic amplifier from 12.5% to 2.1% across the temperature range of -20 degrees C to 85 degrees C.
引用
收藏
页码:10 / 13
页数:4
相关论文
共 50 条
  • [21] A Non-Linearity Compensation Technique for Charge-Redistribution SAR ADCs
    Alvarez-Fontecilla, Enrique
    Abusleme, Angel
    2019 20TH IEEE LATIN AMERICAN TEST SYMPOSIUM (LATS), 2019,
  • [22] A novel digital calibration technique for pipelined ADCs
    Moosazadeh, Tohid
    Yavari, Mohammad
    IEICE ELECTRONICS EXPRESS, 2010, 7 (23): : 1741 - 1746
  • [23] A nonlinearity error calibration technique for pipelined ADCs
    Jalili, Armin
    Sayedi, Sayed Masoud
    Wikner, J. Jacob
    Nezhad, Abolghasem Zeidaabadi
    INTEGRATION-THE VLSI JOURNAL, 2011, 44 (03) : 229 - 241
  • [24] A New Technique for Background Calibration of Pipelined ADCs
    Mohammadi, Meysam
    Alipour, Amir
    Aghdam, Esmaeil N.
    Sadeghipour, Khosrov D.
    2013 21ST IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2013,
  • [25] Analysis and optimization of the two-stage pipelined SAR ADCs
    Shen, Yi
    Zhu, Zhangming
    MICROELECTRONICS JOURNAL, 2016, 47 : 40 - 44
  • [26] Analysis and Calibration of Bit Weights in SAR and Pipelined SAR ADCs Based on Code Distribution
    Ma, Bingbing
    Li, Wei
    Xu, Hongtao
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2024, 32 (06) : 977 - 990
  • [27] Digital domain measurement and cancellation of residue amplifier nonlinearity in pipelined ADCs
    Murmann, Boris
    Boser, Bernhard E.
    IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2007, 56 (06) : 2504 - 2514
  • [28] Background interstage gain calibration technique for pipelined ADCs
    Keane, JP
    Hurst, PJ
    Lewis, SH
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2005, 52 (01) : 32 - 43
  • [29] A 12b 330MS/s Pipelined-SAR ADC with PVT-Stabilized Dynamic Amplifier Achieving <1dB SNDR Variation
    Huang, Hai
    Sarkar, Sudipta
    Elies, Brian
    Chiu, Yun
    2017 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC), 2017, : 472 - 472
  • [30] Energy-Efficient Time-Interleaved and Pipelined SAR ADCs
    Lin, Jiaming
    Yu, Wenhuan
    Temes, Gabor C.
    2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 1452 - 1455