GATE OXIDE QUALITY OF DRAM TRENCH CAPACITORS

被引：0
|
作者：
ROHL, S
ENGELHARDT, M
KELLNER, WU
SCHLEMM, A
机构：
来源：
JOURNAL DE PHYSIQUE | 1988年 / 49卷 / C-4期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：283 / 286
页数：4
相关论文
共 50 条
  • [21] LIFETIME OF THIN OXIDE AND OXIDE-NITRIDE-OXIDE DIELECTRICS WITHIN TRENCH CAPACITORS FOR DRAMS
    HIERGEIST, P
    SPITZER, A
    ROHL, S
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1989, 36 (05) : 913 - 919
  • [22] Behavior of trench surface by H2 annealing for reliable trench gate oxide
    Kim, SG
    Roh, TM
    Kim, J
    Park, IY
    Lee, JW
    Koo, JG
    Bae, IH
    Cho, KI
    JOURNAL OF CRYSTAL GROWTH, 2003, 255 (1-2) : 123 - 129
  • [23] Comprehensive gate-oxide reliability evaluation for DRAM processes
    Vollertsen, RP
    Abadeer, WW
    MICROELECTRONICS RELIABILITY, 1996, 36 (11-12) : 1631 - 1638
  • [24] Highly scalable sub-50nm vertical double gate trench DRAM cell
    Schloesser, T
    Manger, D
    Weis, R
    Slesazeck, S
    Lau, F
    Tegen, S
    Sesterhenn, M
    Muemmler, K
    Nuetzel, J
    Temmler, D
    Kowalski, B
    Scheler, U
    Stavrev, M
    Koehler, D
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, 2004, : 57 - 60
  • [25] Parameters extraction of hafnium based gate oxide capacitors
    Nguyen, T.
    Busseret, C.
    Militaru, L.
    Poncet, A.
    Aime, D.
    Baboux, N.
    Plossu, C.
    MICROELECTRONICS RELIABILITY, 2007, 47 (4-5) : 729 - 732
  • [26] Can we optimize the gate oxide quality of DRAM input/output pMOSFETs by a post-deposition treatment?
    Simoen, E.
    O'Sullivan, B.
    Ritzenthaler, R.
    Dentoni-Litta, E.
    Schram, T.
    Horiguchi, N.
    Claeys, C.
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2019, 34 (01)
  • [27] A Low Miller Capacitance VDMOS with Shield Gate and Oxide Trench
    Ren, Min
    Chen, Zhe
    Niu, Bo
    Cao, Xiaofeng
    Li, Shuang
    Li, Zehong
    Zhang, Bo
    7TH IEEE INTERNATIONAL NANOELECTRONICS CONFERENCE (INEC) 2016, 2016,
  • [28] Ultrathin Vertical Gate Oxide for Trench Power Device Technology
    Lee, Shin Phay
    Khor, C. W.
    Ngwan, V. C.
    6TH IEEE ELECTRON DEVICES TECHNOLOGY AND MANUFACTURING CONFERENCE (EDTM 2022), 2022, : 30 - 32
  • [29] Gate oxide thinning in MOS structures with shallow trench isolation
    Balasubramanian, N
    Johnson, E
    Perera, C
    Mian, CS
    Sheng, TT
    Peidous, IV
    Ping, G
    Cuthbertson, A
    Sundaresan, R
    PHYSICS AND CHEMISTRY OF SIO2 AND THE SI-SIO2 INTERFACE - 4, 2000, 2000 (02): : 125 - 129
  • [30] Enhanced discrete DMOS power - trench gate oxide growth
    Woolsey, D
    SOLID STATE TECHNOLOGY, 2002, 45 (08) : 73 - +
12345