COMPATIBLE VVMOS AND NMOS TECHNOLOGY FOR POWER MOS-ICS

被引：0
|
作者：
LANE, WA
SALAMA, CAT
机构：
来源：
IEE PROCEEDINGS-I COMMUNICATIONS SPEECH AND VISION | 1981年 / 128卷 / 03期
关键词：
Compendex;
D O I：
10.1049/ip-i-1.1981.0026
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
SEMICONDUCTOR DEVICES, MOS
引用
收藏
页码：87 / 91
页数：5
相关论文
共 50 条
  • [41] Trench-based MOS technology delivers dense power FETs
    不详
    ELECTRONIC DESIGN, 1999, 47 (01) : 20 - 20
  • [42] HIGH-SPEED LOW-POWER CIRCUITS FABRICATED USING A SUB-MICRON NMOS TECHNOLOGY
    FICHTNER, W
    HOFSTATTER, EA
    WATTS, RK
    BAYRUNS, RJ
    BECHTOLD, PF
    JOHNSTON, RL
    BOULIN, DM
    IEEE ELECTRON DEVICE LETTERS, 1985, 6 (12) : 662 - 664
  • [43] Novel 2-d RESURF LDMOSFET in 0.6μm CMOS technology for power ICs
    Holland, PM
    Starke, TKH
    Hussain, S
    Jamal, WM
    Mawby, PA
    Igic, PM
    2004 24TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, VOLS 1 AND 2, 2004, : 133 - 136
  • [44] Dual-Drain GaN Magnetic Sensor Compatible With GaN RF Power Technology
    Igic, Petar
    Jankovic, Nebojsa
    Evans, Jon
    Elwin, Matthew
    Batcup, Stephen
    Faramehr, Soroush
    IEEE ELECTRON DEVICE LETTERS, 2018, 39 (05) : 746 - 748
  • [45] Deep Insights into Recessed Gate MOS-HEMT Technology for Power Applications
    Mohamad, B.
    Le Royer, C.
    Rigaud-Minet, F.
    Piotrowicz, C.
    Rocha, P. Fernandes Paes Pinto
    Leurquin, C.
    Vandendaele, W.
    Escoffier, R.
    Buckley, J.
    Becu, S.
    Biscarrat, J.
    Gwoziecki, R.
    2023 7TH IEEE ELECTRON DEVICES TECHNOLOGY & MANUFACTURING CONFERENCE, EDTM, 2023,
  • [46] Silicon MOS controlled bipolar power switching devices using trench technology
    Trajkovic, T
    Udrea, F
    Amaratunga, GAJ
    Milne, WI
    Chan, SSM
    Waind, PR
    Thomson, J
    Crees, DE
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1999, 86 (10) : 1153 - 1168
  • [47] MOS-IGBT power devices for high-temperature operation in smart power SOI technology
    Arbess, H.
    Bafleur, M.
    MICROELECTRONICS RELIABILITY, 2011, 51 (9-11) : 1980 - 1984
  • [48] High density and fully compatible embedded DRAM cell with 45nm MOS technology (CMOS6)
    Sanuki, T
    Sogo, Y
    Oishi, A
    Okayama, Y
    Hasumi, R
    Morimasa, Y
    Kinoshita, T
    Komoda, T
    Tanaka, H
    Hiyama, K
    Komoguchi, T
    Matsumoto, T
    Oota, K
    Yokoyama, T
    Fukasaku, K
    Katsumata, R
    Kido, M
    Tamura, M
    Takegawa, Y
    Yoshimura, H
    Kasai, K
    Ohno, K
    Saito, M
    Aochi, H
    Iwai, M
    Nagashima, N
    Matsuoka, E
    Okamoto, Y
    Noguchi, T
    2005 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2005, : 14 - 15
  • [49] Thick silicon membrane technology for reliable and high performance operation of high voltage LIGBTs in Power ICs
    Trajkovic, T.
    Udrea, F.
    Lee, C.
    Udugampola, N.
    Pathirana, V.
    Mihaila, A.
    Amaratunga, G. A. J.
    ISPSD 08: PROCEEDINGS OF THE 20TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES & ICS, 2008, : 327 - 330
  • [50] A Deep Trench Isolation integrated in a 0.13um BiCD process technology for analog power ICs
    Kitahara, H.
    Tsukihara, T.
    Sakai, M.
    Morioka, J.
    Deguchi, K.
    Yonemura, K.
    Kikuchi, T.
    Onoue, S.
    Shirai, K.
    Watanabe, K.
    Kimura, K.
    PROCEEDINGS OF THE 2009 BIPOLAR/BICMOS CIRCUITS AND TECHNOLOGY MEETING, 2009, : 206 - +
12345