MULTILEVEL NAND (NOR) IMPLEMENTATION OF LOGICAL FUNCTIONS

被引：1
|
作者：
HALDER, AK
机构：
来源：
INTERNATIONAL JOURNAL OF ELECTRICAL ENGINEERING EDUCATION | 1981年 / 18卷 / 04期
关键词：
D O I：
10.1177/002072098101800405
中图分类号：
G40 [教育学];
学科分类号：
040101 ; 120403 ;
摘要：
引用
收藏
页码：327 / 336
页数：10
相关论文
共 50 条
  • [41] A reconfigurable NAND/NOR genetic logic gate
    Goni-Moreno, Angel
    Amos, Martyn
    BMC SYSTEMS BIOLOGY, 2012, 6
  • [42] LOGIC-NETWORKS WITH A MINIMUM NUMBER OF NOR(NAND) GATES FOR PARITY FUNCTIONS OF N-VARIABLES
    LAI, HC
    MUROGA, S
    IEEE TRANSACTIONS ON COMPUTERS, 1987, 36 (02) : 157 - 166
  • [43] Minimal NOR and NAND Materialization of Partially or Totally Inhibited Disjunctive or Conjunctive Forms of Boolean Functions.
    Tosser, Andre
    Tellier, Colette
    Automatisme, 1977, 22 (3-4): : 83 - 98
  • [44] Another logical molecular NAND gate system
    Mulawka, JJ
    Wasiewicz, P
    Plucienniczak, A
    PROCEEDINGS OF THE SEVENTH INTERNATIONAL CONFERENCE ON MICROELECTRONICS FOR NEURAL, FUZZY AND BIO-INSPIRED SYSTEMS, MICORNEURO'99, 1999, : 340 - 345
  • [45] A METHOD OF DETECTING HAZARDS IN NAND LOGICAL NETWORKS
    FUKUMURA, T
    INAGAKI, Y
    ITO, M
    ELECTRONICS & COMMUNICATIONS IN JAPAN, 1968, 51 (07): : 138 - &
  • [46] OPTIMIZATION OF NOR OR NAND SWITCHING CIRCUITS FOR AVAILABLE VARIABLES
    CSAKI, F
    ACTA TECHNICA ACADEMIAE SCIENTIARUM HUNGARICAE, 1973, 75 (1-4): : 93 - 110
  • [47] OPTIMIZATION OF NOR (NAND) SWITCHING CIRCUITS FOR N VARIABLES
    LASCARIS, C
    MATSUKIS, JN
    ELECTRONIC ENGINEERING, 1968, 40 (481): : 124 - &
  • [48] Logical foundations of multilevel databases
    Cuppens, F
    Gabillon, A
    DATA & KNOWLEDGE ENGINEERING, 1999, 29 (03) : 259 - 291
  • [49] MULTILEVEL LOGICAL NETWORKS.
    Karpovsky, M.
    IEEE Transactions on Computers, 1987, C-36 (02) : 215 - 226
  • [50] Logical foundations of multilevel databases
    Cuppens, Frederic
    Gabillon, Alban
    Data and Knowledge Engineering, 1999, 29 (03): : 259 - 291
12345