MULTILEVEL NAND (NOR) IMPLEMENTATION OF LOGICAL FUNCTIONS

被引：1

|

作者：

HALDER, AK

机构：

来源：

INTERNATIONAL JOURNAL OF ELECTRICAL ENGINEERING EDUCATION | 1981年 / 18卷 / 04期

关键词：

D O I：

10.1177/002072098101800405

中图分类号：

G40 [教育学];

学科分类号：

040101 ; 120403 ;

摘要：

引用

收藏

页码：327 / 336

页数：10

相关论文

共 50 条

[21] COMMENT ON NOR-NAND SYNTHESIS
POWERS, GL
IEEE TRANSACTIONS ON ELECTRONIC COMPUTERS, 1965, EC14 (04): : 648 - &
[22] CMOS NAND and NOR Schmitt circuits
Univ of Banja Luka, Banja Luka, Yugoslavia
Microelectron J, 8 (757-765):
[23] AND-OR VS NAND-NOR
ELLERMEY.W
CONTROL ENGINEERING, 1970, 17 (06) : 8 - &
[24] Meet different needs with NAND or NOR
Quinnell, RA
EDN, 2005, 50 (22) : 52 - 53
[25] CMOS NAND and NOR Schmitt circuits
Dokic, BL
MICROELECTRONICS JOURNAL, 1996, 27 (08) : 757 - 765
[26] NAND/NOR LOGIC DESIGN - SIMPLIFIED
MCCOY, EG
ELECTRONIC ENGINEER, 1968, 27 (11): : 66 - &
[27] Single photonic crystal structure for realization of NAND and NOR logic functions by cascading basic gates
Enaul Haq Shaik
Nakkeeran Rangaswamy
Journal of Computational Electronics, 2018, 17 : 337 - 348
[28] Single photonic crystal structure for realization of NAND and NOR logic functions by cascading basic gates
Shaik, Enaul Haq
Rangaswamy, Nakkeeran
JOURNAL OF COMPUTATIONAL ELECTRONICS, 2018, 17 (01) : 337 - 348
[29] A Single Magnetic Tunnel Junction Representing the Basic Logic Functions-NAND, NOR, and IMP
Suh, Dong Ik
Kil, Joon Pyo
Kim, Kee Won
Kim, Kwang Seok
Park, Wanjun
IEEE ELECTRON DEVICE LETTERS, 2015, 36 (04) : 402 - 404
[30] MULTILEVEL LOGICAL NETWORKS
KARPOVSKY, M
IEEE TRANSACTIONS ON COMPUTERS, 1987, 36 (02) : 215 - 226

← 1 2 3 4 5 →