MULTILEVEL NAND (NOR) IMPLEMENTATION OF LOGICAL FUNCTIONS

被引：1
|
作者：
HALDER, AK
机构：
来源：
INTERNATIONAL JOURNAL OF ELECTRICAL ENGINEERING EDUCATION | 1981年 / 18卷 / 04期
关键词：
D O I：
10.1177/002072098101800405
中图分类号：
G40 [教育学];
学科分类号：
040101 ; 120403 ;
摘要：
引用
收藏
页码：327 / 336
页数：10
相关论文
共 50 条
  • [31] A Strategy to Emulate NOR Flash with NAND Flash
    Chang, Yuan-Hao
    Lin, Jian-Hong
    Hsieh, Jen-Wei
    Kuo, Tei-Wei
    ACM TRANSACTIONS ON STORAGE, 2010, 6 (02)
  • [32] NAND、NOR之争 闪存市场何去何从
    刘福峰
    电子设计应用, 2004, (09) : 143 - 144
  • [33] THE DIFFERENCES BETWEEN NAND AND NOR FLASH MEMORIES
    WOLF, K
    ELECTRONIC DESIGN, 1994, 42 (10) : 80 - 80
  • [34] Implementation of Logical and Memory Functions with Memristor Cellular Nonlinear Networks
    Ascoli, A.
    Messaris, I
    Demirkol, A. S.
    Tetzlaff, R.
    Chua, L.
    Biolek, D.
    Biolkova, V
    Kolka, Z.
    24TH IEEE EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN (ECCTD 2020), 2020,
  • [35] NAND vs NOR:火爆与理智
    John Dodge
    电子经理世界, 2006, (03) : 10 - 10
  • [36] MINIMIZATION OF NAND-NOR NETWORKS BY FACTORING
    MASSET, GJ
    TOSSER, AJ
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1976, 41 (06) : 525 - 556
  • [37] Making the switch from NOR to NAND flash
    Dan, Raz
    Electronic Engineering Times, 2005, (1379)
  • [38] A SYNTHESIS OF COMBINATIONAL LOGIC WITH NAND OR NOR ELEMENTS
    ELLIS, DT
    IEEE TRANSACTIONS ON ELECTRONIC COMPUTERS, 1965, EC14 (05): : 701 - &
  • [39] A COMPLEMENTARY MOS (CMOS) NAND/NOR GATE
    WHITE, SA
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1969, SC 4 (01) : 50 - &
  • [40] HEURISTIC UNLOADING PROCEDURE FOR NAND AND NOR GATES
    DUBUS, D
    TOSSER, AJ
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1978, 45 (02) : 147 - 159
12345