NEW REPRESENTATION FOR FAULTS IN COMBINATIONAL DIGITAL CIRCUITS

被引：38

|

作者：

SCHERTZ, DR

METZE, G

机构：

来源：

IEEE TRANSACTIONS ON COMPUTERS | 1972年 / C 21卷 / 08期

关键词：

D O I：

10.1109/TC.1972.5009041

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

引用

收藏

页码：858 / +

页数：1

相关论文

共 50 条

[41] A method of generating tests for marginal delays and delay faults in combinational circuits
Takahashi, H
Matsunaga, T
Boateng, KO
Takamatsu, Y
SIXTH ASIAN TEST SYMPOSIUM (ATS'97), PROCEEDINGS, 1997, : 320 - 325
[42] Precise test generation for resistive bridging faults of CMOS combinational circuits
Maeda, T
Kinoshita, K
INTERNATIONAL TEST CONFERENCE 2000, PROCEEDINGS, 2000, : 510 - 519
[43] MODEL AND RANDOM-TESTING PROPERTIES OF INTERMITTENT FAULTS IN COMBINATIONAL CIRCUITS
SAVIR, J
JOURNAL OF DESIGN AUTOMATION & FAULT-TOLERANT COMPUTING, 1978, 2 (03): : 215 - 230
[44] Diagnosing delay faults in combinational circuits under the ambiguous delay model
Boateng, KO
Takahashi, H
Takamatsu, Y
IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 1999, E82D (12): : 1563 - 1571
[45] TESTING FOR INTERMITTENT FAULTS IN DIGITAL CIRCUITS
BREUER, MA
IEEE TRANSACTIONS ON COMPUTERS, 1973, C 22 (03) : 241 - 246
[46] Internal feedback bridging faults in combinational CMOS circuits: Analysis and testing
Miura, Y
Seno, S
ETW 2001: IEEE EUROPEAN TEST WORKSHOP, PROCEEDINGS, 2001, : 9 - 16
[47] Estimating circuit activity in combinational CMOS digital circuits
Soeleman, H
Roy, K
Chou, TL
IEEE DESIGN & TEST OF COMPUTERS, 2000, 17 (02): : 112 - 119
[48] Hybrid method of evolutionary optimization of combinational digital circuits
Slowik, Adam
PRZEGLAD ELEKTROTECHNICZNY, 2009, 85 (11): : 156 - 159
[49] COMMENTS ON FAULT TESTING AND DIAGNOSIS IN COMBINATIONAL DIGITAL CIRCUITS
DWYER, TF
KAUTZ, WH
IEEE TRANSACTIONS ON COMPUTERS, 1969, C 18 (08) : 760 - &
[50] TRANSISTOR SIZING FOR LARGE COMBINATIONAL DIGITAL CMOS CIRCUITS
HEUSLER, LS
FICHTNER, W
INTEGRATION-THE VLSI JOURNAL, 1991, 10 (02) : 155 - 168

← 1 2 3 4 5 →