共 50 条
- [41] A HARDWARE IMPLEMENTATION OF A MODIFIED DES-ALGORITHM [J]. MICROPROCESSING AND MICROPROGRAMMING, 1990, 30 (1-5): : 59 - 65
- [42] HARDWARE IMPLEMENTATION OF A PARALLEL NOISE CLEARING ALGORITHM [J]. MICROPROCESSING AND MICROPROGRAMMING, 1989, 26 (02): : 119 - 128
- [43] An Improved Modular Inversion Algorithm and Hardware Implementation [J]. Hunan Daxue Xuebao/Journal of Hunan University Natural Sciences, 2022, 49 (02): : 101 - 105
- [44] Hardware implementation of AES based on genetic algorithm [J]. ADVANCES IN NATURAL COMPUTATION, PT 2, 2006, 4222 : 904 - 907
- [46] A Hardware Implementation of SOM Neural Network Algorithm [J]. 2018 INTERNATIONAL CONFERENCE ON SENSOR NETWORKS AND SIGNAL PROCESSING (SNSP 2018), 2018, : 508 - 511
- [47] A novel image compression algorithm for hardware implementation [J]. PROCEEDINGS OF THE FOURTH IASTED INTERNATIONAL CONFERENCE ON CIRCUITS, SIGNALS, AND SYSTEMS, 2006, : 1 - +
- [49] FPGA hardware implementation of the LZMA compression algorithm [J]. Beijing Hangkong Hangtian Daxue Xuebao, 3 (375-382):
- [50] Hardware Implementation of Hierarchical Temporal Memory Algorithm [J]. 2016 29TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2016, : 133 - 138