Hardware Implementation and Study of Inverse Algorithm in Finite Fields

被引:0
|
作者
Bao Kejin [1 ]
Song Yonggang [1 ]
机构
[1] Jiangsu Univ, Sch Comp Sci & Telecommun Engn, Zhenjiang 212013, Jiangsu, Peoples R China
关键词
HECC; FPGA; Inverse calculation; Fast algorithm;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Inverse calculation in finite fields is the base to implement Hyperelliptic Curve Cryptography (HECC) and HECC implementation is the key to fast implement calculating inverse in finite fields. In this paper, fast algorithm of calculating inverse in finite fields and its method to implement with hardware in HECC are discussed, the EEA algorithm and the MIMA algorithm, which are currently in common use, are compared and an improved MIMA algorithm is brought forward. In the algorithm, 2 bits parallel scheme is used and shift register only takes into account of two situations including 2 bits shift and 1 bit shift. The simplest (two situations) barrel shifter can be designed when realizing this algorithm with FPGA and each of shifts is completed in one cycle. Algorithm description carries out function simulation and timing simulation in QuartusII environment, which is improved in both speed and area compared with past algorithms.
引用
收藏
页码:38 / 44
页数:7
相关论文
共 50 条
  • [41] A HARDWARE IMPLEMENTATION OF A MODIFIED DES-ALGORITHM
    KROPF, T
    FROSSL, J
    BELLER, W
    GIESLER, T
    [J]. MICROPROCESSING AND MICROPROGRAMMING, 1990, 30 (1-5): : 59 - 65
  • [42] HARDWARE IMPLEMENTATION OF A PARALLEL NOISE CLEARING ALGORITHM
    ATIQUZZAMAN, M
    [J]. MICROPROCESSING AND MICROPROGRAMMING, 1989, 26 (02): : 119 - 128
  • [43] An Improved Modular Inversion Algorithm and Hardware Implementation
    Hu, Jin
    Li, Yongbin
    [J]. Hunan Daxue Xuebao/Journal of Hunan University Natural Sciences, 2022, 49 (02): : 101 - 105
  • [44] Hardware implementation of AES based on genetic algorithm
    Wang, Li
    Wang, Youren
    Yao, Rui
    Zhang, Zhai
    [J]. ADVANCES IN NATURAL COMPUTATION, PT 2, 2006, 4222 : 904 - 907
  • [45] HARDWARE IMPLEMENTATION OF MONTGOMERY MODULAR MULTIPLICATION ALGORITHM
    ELDRIDGE, SE
    WALTER, CD
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1993, 42 (06) : 693 - 699
  • [46] A Hardware Implementation of SOM Neural Network Algorithm
    Yi, Qian
    [J]. 2018 INTERNATIONAL CONFERENCE ON SENSOR NETWORKS AND SIGNAL PROCESSING (SNSP 2018), 2018, : 508 - 511
  • [47] A novel image compression algorithm for hardware implementation
    Chen, Suting
    Yang, Shihong
    Wu, Qinzhang
    [J]. PROCEEDINGS OF THE FOURTH IASTED INTERNATIONAL CONFERENCE ON CIRCUITS, SIGNALS, AND SYSTEMS, 2006, : 1 - +
  • [48] Hardware Implementation of Hierarchical Temporal Memory Algorithm
    Li, Weifu
    Franzon, Paul
    Dey, Sumon
    Schabel, Joshua
    [J]. ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2022, 18 (01)
  • [49] FPGA hardware implementation of the LZMA compression algorithm
    College of Integrated Circuits, Southeast University, Nanjing
    210018, China
    不详
    210018, China
    [J]. Beijing Hangkong Hangtian Daxue Xuebao, 3 (375-382):
  • [50] Hardware Implementation of Hierarchical Temporal Memory Algorithm
    Li, Weifu
    Franzon, Paul
    [J]. 2016 29TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2016, : 133 - 138