A SUBMICROMETER MEGABIT DRAM PROCESS TECHNOLOGY USING TRENCH CAPACITORS

被引：2
|
作者：
NAKAJIMA, S
MINEGISHI, K
MIURA, K
MORIE, T
KIMIZUKA, M
MANO, T
机构：
来源：
IEEE JOURNAL OF SOLID-STATE CIRCUITS | 1985年 / 20卷 / 01期
关键词：
D O I：
10.1109/JSSC.1985.1052285
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：130 / 136
页数：7
相关论文
共 50 条
  • [41] Evolution of materials technology for stacked-capacitors in 65 nm embedded-DRAM
    Gerritsen, E
    Emonet, N
    Caillat, C
    Jourdan, N
    Piazza, M
    Fraboulet, D
    Boeck, B
    Berthelot, A
    Smith, S
    Mazoyer, P
    SOLID-STATE ELECTRONICS, 2005, 49 (11) : 1767 - 1775
  • [42] Integration of trench DRAM into a high-performance 0.18 μm logic technology with copper BEOL
    Crowder, S
    Hannon, R
    Ho, H
    Sinitsky, D
    Wu, S
    Winstel, K
    Khan, B
    Stiffler, SR
    Iyer, SS
    INTERNATIONAL ELECTRON DEVICES MEETING 1998 - TECHNICAL DIGEST, 1998, : 1017 - 1020
  • [43] TRENDS IN ADVANCED PROCESS TECHNOLOGY - SUBMICROMETER CMOS DEVICE DESIGN AND PROCESS REQUIREMENTS
    BROWN, DM
    GHEZZO, M
    PIMBLEY, JM
    PROCEEDINGS OF THE IEEE, 1986, 74 (12) : 1678 - 1702
  • [44] The integration of shallow trench isolation (STI) for high density DRAM with 0.18μm technology and beyond
    Pan, P
    McQueen, M
    Robinson, K
    Sharan, S
    Batra, S
    Lane, R
    Somerville, L
    Tran, LC
    ULSI PROCESS INTEGRATION, 1999, 99 (18): : 213 - 221
  • [45] 16-MB DRAM TRENCH DEPTH CHARACTERIZATION USING DOME SCATTEROMETRY
    HATAB, ZR
    PRINS, SL
    NAQVI, SSH
    MCNEIL, JR
    APPLIED SURFACE SCIENCE, 1995, 86 (1-4) : 597 - 599
  • [46] Process technology for 0.16 mm embedded DRAM with fast logic speed and small DRAM cell
    Suh, DH
    Lee, J
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2004, 151 (09) : G618 - G622
  • [47] A new type of SRAM using DRAM technology
    Kihara, Yuji
    Okamura, Leona
    Nakashima, Yasushi
    Izutsu, Takashi
    Nakamoto, Masayuki
    Yoshihara, Tsutomu
    ELECTRONICS AND COMMUNICATIONS IN JAPAN PART II-ELECTRONICS, 2007, 90 (09): : 32 - 41
  • [48] Fabrication of Trench Isolation and Trench Power MOSFETs in a Smart Power IC Technology with a Single Trench Unit Process
    Kadow, Christoph
    Decker, Stefan
    Dibra, Donald
    Krischke, Norbert
    Lanzerstorfer, Sven
    Maier, Hubert
    Meyer, Thorsten
    Vannucci, Nicola
    Zink, Robert
    2009 21ST INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES & ICS, 2009, : 224 - +
  • [49] A new DRAM cell technology using merged process with storage node and memory cell contact for 4Gb DRAM and beyond
    Chun, YS
    Park, BJ
    Jeong, GT
    Hwang, YS
    Lee, KH
    Jeong, HS
    Jung, TY
    Kim, KN
    INTERNATIONAL ELECTRON DEVICES MEETING 1998 - TECHNICAL DIGEST, 1998, : 351 - 354
  • [50] Oxide-nitride storage dielectric formation in a single-furnace process for trench DRAM
    Wu, Yung-Hsien
    Chang, Ian
    Wang, Chun-Yao
    Kao, Tony
    Kuo, Chia-Ming
    Ku, Alex
    IEEE ELECTRON DEVICE LETTERS, 2006, 27 (09) : 734 - 736
12345