SYSTOLIC ARRAYS FOR WAFER SCALE INTEGRATION

被引：0

作者：

SWARTZLANDER, EE

机构：

来源：

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

页码：179 / 184

页数：6

共 50 条

[21] Wafer-scale integration peters out
不详
EDN, 2006, 51 (13) : 86 - 86
[22] THE ELSA WAFER-SCALE INTEGRATION PROJECT
IVEY, P
IEEE TRANSACTIONS ON COMPONENTS HYBRIDS AND MANUFACTURING TECHNOLOGY, 1993, 16 (07): : 626 - 636
[23] BRIGHTER PROSPECTS FOR WAFER-SCALE INTEGRATION
DETTMER, R
ELECTRONICS AND POWER, 1986, 32 (04): : 283 - 288
[24] Hypercube design on wafer-scale integration
Ito, Hideo
Suzuki, Nobuyuki
Systems and Computers in Japan, 1991, 22 (04) : 29 - 40
[25] STATE-OF-THE-ART OF WAFER SCALE INTEGRATION
TRILHE, J
REVUE TECHNIQUE THOMSON-CSF, 1986, 18 (03): : 499 - 515
[26] WAFER-SCALE INTEGRATION - ARCHITECTURES AND ALGORITHMS
FUCHS, WK
SWARTZLANDER, EE
COMPUTER, 1992, 25 (04) : 6 - 8
[27] FUTURE-TRENDS IN WAFER SCALE INTEGRATION
CARLSON, RO
NEUGEBAUER, CA
PROCEEDINGS OF THE IEEE, 1986, 74 (12) : 1741 - 1752
[28] Wafer scale integration enabling space science
Wesolek, Danielle M.
Darrin, M. Ann Garrison
Osiander, Robert
2008 IEEE AEROSPACE CONFERENCE, VOLS 1-9, 2008, : 2382 - 2388
[29] TAKING A NEW LOOK AT WAFER SCALE INTEGRATION
CHESLEY, GD
COMPUTER DESIGN, 1984, 23 (05): : 157 - 158
[30] TESTING OF INTERCONNECTION CIRCUITS IN WAFER-SCALE ARRAYS
CHOI, YH
IEE PROCEEDINGS-G CIRCUITS DEVICES AND SYSTEMS, 1990, 137 (06): : 482 - 488