SYSTOLIC ARRAYS FOR WAFER SCALE INTEGRATION

被引：0
|
作者：
SWARTZLANDER, EE
机构：
来源：
SYSTOLIC ARRAY PROCESSORS | 1989年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：179 / 184
页数：6
相关论文
共 50 条
  • [41] INOVA BRINGS WAFER-SCALE INTEGRATION TO MARKET
    COLE, BC
    ELECTRONICS, 1987, 60 (01): : 91 - 93
  • [42] A Wafer-scale heterogeneous integration thermal simulator
    Xu, Qinzhi
    Wang, Chenghan
    Li, Zhiqiang
    Zhang, Daoqing
    Ma, Xiaoning
    Cao, He
    Liu, Jianyun
    APPLIED THERMAL ENGINEERING, 2025, 264
  • [43] COMPARISON OF WAFER SCALE INTEGRATION WITH VLSI PACKAGING APPROACHES
    NEUGEBAUER, CA
    CARLSON, RO
    IEEE TRANSACTIONS ON COMPONENTS HYBRIDS AND MANUFACTURING TECHNOLOGY, 1987, 10 (02): : 184 - 189
  • [44] FUTURE-TRENDS IN WAFER SCALE INTEGRATION - COMMENT
    CHESLEY, G
    PROCEEDINGS OF THE IEEE, 1988, 76 (03) : 283 - 283
  • [45] ATM switching architectures for wafer-scale integration
    MirFakhraei, N
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1996, 4 (04) : 464 - 471
  • [46] Wafer Scale Flexible Interconnect Transfer for Hetrogeneous Integration
    Liu, Pan
    Li, Jian
    van Zeijl, Henk
    Zhang, Guoqi
    2020 IEEE 70TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2020), 2020, : 817 - 823
  • [47] WAFER-SCALE INTEGRATION USING RESTRUCTURABLE VLSI
    ANDERSON, AH
    RAFFEL, JI
    WYATT, PW
    COMPUTER, 1992, 25 (04) : 41 - 47
  • [48] WAFER-SCALE INTEGRATION FINALLY GOES COMMERCIAL
    COLE, BC
    ELECTRONICS-US, 1989, 62 (12): : 72 - 73
  • [49] Wafer-Scale Integration of Analog Neural Networks
    Schemmel, Johannes
    Fieres, Johannes
    Meier, Karlheinz
    2008 IEEE INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS, VOLS 1-8, 2008, : 431 - 438
  • [50] Wafer-scale fabrication of penetrating neural microelectrode arrays
    Rajmohan Bhandari
    Sandeep Negi
    Florian Solzbacher
    Biomedical Microdevices, 2010, 12 : 797 - 807
12345