SIMULATION OF MOS CIRCUITS BY DECISION DIAGRAMS

被引：8
|
作者：
CERNY, E
GECSEI, J
机构：
来源：
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS | 1985年 / 4卷 / 04期
关键词：
D O I：
10.1109/TCAD.1985.1270168
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：685 / 693
页数：9
相关论文
共 50 条
  • [31] Hierarchical symbolic analysis of large analog circuits with determinant decision diagrams
    Tan, XD
    Shi, CJR
    [J]. ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : E318 - E321
  • [32] Canonical symbolic analysis of large analog circuits with determinant decision diagrams
    Shi, CJR
    Tan, XD
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2000, 19 (01) : 1 - 18
  • [33] Stochastic Quantum Circuit Simulation Using Decision Diagrams
    Grurl, Thomas
    Kueng, Richard
    Fuss, Juergen
    Wille, Robert
    [J]. PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), 2021, : 194 - 199
  • [34] Accurate and efficient models for the simulation of neuron MOS integrated circuits
    Guan, H
    Tang, YS
    [J]. INTERNATIONAL JOURNAL OF ELECTRONICS, 2000, 87 (05) : 557 - 568
  • [35] Simulation of hot-carrier reliability in MOS integrated circuits
    Wong, H
    Poon, MC
    [J]. 1997 21ST INTERNATIONAL CONFERENCE ON MICROELECTRONICS - PROCEEDINGS, VOLS 1 AND 2, 1997, : 625 - 628
  • [36] DC characteristic simulation for floating gate neuron MOS circuits
    Ochiai, T
    Hatano, H
    [J]. ELECTRONICS LETTERS, 1999, 35 (18) : 1505 - 1507
  • [37] SIMULATION OF MOS CIRCUITS USING SPECTRAL TECHNIQUE IN RELAXATION FRAMEWORK
    PALUSINSKI, OA
    GUARINI, MW
    [J]. COMPEL-THE INTERNATIONAL JOURNAL FOR COMPUTATION AND MATHEMATICS IN ELECTRICAL AND ELECTRONIC ENGINEERING, 1991, 10 (04) : 363 - 375
  • [38] COMPUTER-SIMULATION OF C-MOS DIGITAL CIRCUITS
    POPPER, A
    GUGGENBUHL, W
    [J]. AEU-ARCHIV FUR ELEKTRONIK UND UBERTRAGUNGSTECHNIK-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 1980, 34 (7-8): : 313 - 319
  • [39] FAST PASS-TRANSISTOR SIMULATION FOR CUSTOM MOS CIRCUITS
    BARZILAI, Z
    HUISMAN, LM
    SILBERMAN, GM
    TANG, DT
    WOO, LS
    [J]. IEEE DESIGN & TEST OF COMPUTERS, 1984, 1 (01): : 71 - 81
  • [40] Synthesis of circuits derived from decision diagrams - Combining small delay and testability
    Hengster, H
    Becker, B
    [J]. TWENTY-NINTH ANNUAL INTERNATIONAL SYMPOSIUM ON FAULT-TOLERANT COMPUTING, DIGEST OF PAPERS, 1999, : 268 - 275
12345