SIMULATION OF MOS CIRCUITS BY DECISION DIAGRAMS

被引：8
|
作者：
CERNY, E
GECSEI, J
机构：
来源：
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS | 1985年 / 4卷 / 04期
关键词：
D O I：
10.1109/TCAD.1985.1270168
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：685 / 693
页数：9
相关论文
共 50 条
  • [21] Representation of Logical Circuits by Linear Decision Diagrams with Extension to Nanostructures
    P. Dziurzanskii
    V. P. Shmerko
    S. N. Yanushkevich
    [J]. Automation and Remote Control, 2004, 65 : 920 - 937
  • [22] Testability analysis of analog circuits via determinant decision diagrams
    Pi, T
    Shi, CJR
    [J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2000, E83A (12): : 2608 - 2615
  • [23] Analysis and synthesis of quantum circuits by using quantum decision diagrams
    Abdollahi, Afshin
    Pedram, Massoud
    [J]. 2006 DESIGN AUTOMATION AND TEST IN EUROPE, VOLS 1-3, PROCEEDINGS, 2006, : 315 - +
  • [24] Cycle-based simulation with Decision Diagrams
    Ubar, R
    Morawiec, A
    Raik, J
    [J]. DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION 1999, PROCEEDINGS, 1999, : 454 - 458
  • [25] Functional simulation using Binary Decision Diagrams
    Scholl, C
    Drechsler, R
    Becker, B
    [J]. 1997 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, 1997, : 8 - 12
  • [26] Approximating Decision Diagrams for Quantum Circuit Simulation
    Hillmich, Stefan
    Zulehner, Alwin
    Kueng, Richard
    Markov, Igor L.
    Wille, Robert
    [J]. ACM TRANSACTIONS ON QUANTUM COMPUTING, 2022, 3 (04):
  • [27] AN ACCURATE TIMING MODEL FOR FAULT SIMULATION IN MOS CIRCUITS
    KIM, S
    BANERJEE, P
    [J]. 1989 IEEE INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN: DIGEST OF TECHNICAL PAPERS, 1989, : 76 - 79
  • [28] Computation of Resource Circuits of Petri Nets by Using Binary Decision Diagrams
    Chen, YuFeng
    Liu, Ding
    Liu, GaiYun
    Barkaoui, Kamel
    [J]. 2013 5TH INTERNATIONAL CONFERENCE ON MODELING, SIMULATION AND APPLIED OPTIMIZATION (ICMSAO), 2013,
  • [29] Formal Verification of Integer Multiplier Circuits Using Binary Decision Diagrams
    Kumar, Jitendra
    Miyasaka, Yukio
    Srivastava, Asutosh
    Fujita, Masahiro
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2023, 42 (04) : 1365 - 1378
  • [30] SYNTHESIS OF MULTILEVEL LOGIC-CIRCUITS FROM BINARY DECISION DIAGRAMS
    ISHIURA, N
    [J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 1993, E76D (09) : 1085 - 1092
12345