共 50 条
- [1] A Timing Fault Model and an Efficient Timing Fault Simulation Method for Rapid Single-Flux-Quantum Logic Circuits [J]. 33RD INTERNATIONAL SYMPOSIUM ON SUPERCONDUCTIVITY (ISS2020), 2021, 1975
- [3] Analytical fast timing simulation of MOS circuits driving RC interconnects [J]. TENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 111 - 116
- [4] Switch-level differential fault simulation of MOS VLSI circuits [J]. VLSI DESIGN, 1996, 4 (03) : 217 - 229
- [5] FAULT MODELING AND LOGIC SIMULATION OF CMOS AND MOS INTEGRATED-CIRCUITS [J]. BELL SYSTEM TECHNICAL JOURNAL, 1978, 57 (05): : 1449 - 1474
- [6] TEST PATTERN GENERATION FOR SEQUENTIAL MOS CIRCUITS BY SYMBOLIC FAULT SIMULATION [J]. 26TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, 1989, : 418 - 423
- [7] A Comprehensive Timing Model for Accurate Frequency Tuning in Dataflow Circuits [J]. 2022 32ND INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, FPL, 2022, : 375 - 383
- [9] A novel virtual prototyping methodology for timing-accurate simulation of AMS circuits [J]. 2024 25TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, ISQED 2024, 2024,
- [10] Data-Parallel Simulation for Fast and Accurate Timing Validation of CMOS Circuits [J]. 2014 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2014, : 17 - 23