AN IMPROVED HIGH-PERFORMANCE LOGIC GATE USING SERIES DIODE AND RESISTOR LOADS FOR ECL/CML APPLICATIONS

被引：2
|
作者：
HWANG, BY
BUSHEY, TP
机构：
来源：
IEEE JOURNAL OF SOLID-STATE CIRCUITS | 1989年 / 24卷 / 04期
关键词：
D O I：
10.1109/4.34091
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：1048 / 1054
页数：7
相关论文
共 50 条
  • [41] Selectively clocked skewed logic (SCSL): A robust low-power logic style for high-performance applications
    Sirisantana, N
    Cao, AQ
    Davidson, S
    Koh, CK
    Roy, K
    ISLPED'01: PROCEEDINGS OF THE 2001 INTERNATIONAL SYMPOSIUM ON LOWPOWER ELECTRONICS AND DESIGN, 2001, : 267 - 270
  • [42] Low-power high-performance asymmetrical double-gate circuits using back-gate-controlled wide-tunable-range diode voltage
    Kim, Keunwoo
    Chuang, Ching-Te
    Kuang, Jente B.
    Ngo, Hung C.
    Nowka, Kevin J.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (09) : 2263 - 2268
  • [43] High-Performance Silicon Nanotube Tunneling FET for Ultralow-Power Logic Applications
    Fahad, Hossain M.
    Hussain, Muhammad M.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (03) : 1034 - 1039
  • [44] A Novel Technique to Design GNRFET Based Ternary Logic Circuits for High-Performance Applications
    Venkatramana, P.
    Basha, Shaik Javid
    Sankarnath, V.
    Rao, Y. Mallikarjuna
    Subramanyam, M.V.
    Russian Microelectronics, 2024, 53 (05) : 492 - 499
  • [45] Modular realization of threshold logic gates for high-performance digital signal processing applications
    Leblebici, Y
    Gurkaynak, FK
    ELEVENTH ANNUAL IEEE INTERNATIONAL ASIC CONFERENCE - PROCEEDINGS, 1998, : 281 - 285
  • [46] Determination of squalene using high-performance liquid chromatography with diode array detection
    Lu, HT
    Jiang, Y
    Chen, F
    CHROMATOGRAPHIA, 2004, 59 (5-6) : 367 - 371
  • [47] Determination of Squalene Using High-Performance Liquid Chromatography with Diode Array Detection
    Hai-Tao Lu
    Yue Jiang
    Feng Chen
    Chromatographia, 2004, 59 : 367 - 371
  • [48] High-Performance Floating Gate Heterostructure With WSe2-MoS2 Diode Channel for Neural Synapse
    Su, Zijia
    Cheng, Hengxiao
    Sun, Xiyu
    Sun, Haiding
    Zuo, Chengjie
    IEEE ELECTRON DEVICE LETTERS, 2023, 44 (07) : 1084 - 1087
  • [49] USING HIGH-PERFORMANCE NETWORKS TO ENABLE COMPUTATIONAL AEROSCIENCES APPLICATIONS
    JOHNSON, MJ
    IFIP TRANSACTIONS C-COMMUNICATION SYSTEMS, 1993, 9 : 137 - 152
  • [50] Low power, high-performance reversible logic enabled CNTFET SRAM cell with improved stability
    Kumar, Hemant
    Srivastava, Subodh
    Singh, Balwinder
    MATERIALS TODAY-PROCEEDINGS, 2021, 42 : 1617 - 1623
12345