RISC PROCESSORS DRESSED UP FOR EMBEDDED APPLICATIONS

被引:0
|
作者
WILSON, D
机构
来源
COMPUTER DESIGN | 1991年 / 30卷 / 15期
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
引用
收藏
页码:34 / +
页数:1
相关论文
共 50 条
  • [41] Unrolling and Retiming of Stream Applications onto Embedded Multicore Processors
    Che, Weijia
    Chatha, Karam S.
    2012 49TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2012, : 1268 - 1273
  • [42] 3RD-GENERATION RISC PROCESSORS
    WEISS, R
    EDN, 1992, 37 (07) : 96 - &
  • [43] Practical methodology for the formal verification of RISC processors
    Concordia Univ, Montreal, Canada
    Formal Methods Syst Des, 2 (159-225):
  • [44] RISC PROCESSORS IN A MASSIVELY PARALLEL DATABASE MACHINE
    LI, QA
    RISHE, N
    TAL, D
    MICROPROCESSORS AND MICROSYSTEMS, 1990, 14 (06) : 351 - 356
  • [45] ARCHITECTURAL TIMING VERIFICATION OF CMOS RISC PROCESSORS
    BOSE, P
    SURYA, S
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1995, 39 (1-2) : 113 - 129
  • [46] A Lightweight Posit Processing Unit for RISC-V Processors in Deep Neural Network Applications
    Cococcioni, Marco
    Rossi, Federico
    Ruffaldi, Emanuele
    Saponara, Sergio
    IEEE TRANSACTIONS ON EMERGING TOPICS IN COMPUTING, 2022, 10 (04) : 1898 - 1908
  • [47] A Practical Methodology for the Formal Verification of RISC Processors
    Sofiéne Tahar
    Ramayya Kumar
    Formal Methods in System Design, 1998, 13 : 159 - 225
  • [48] Elliptic-Curve Cryptography Implementation on RISC-V Processors for Internet of Things Applications
    Preethi, Preethi
    Ulla, Mohammed Mujeer
    Yadav, G. Praveen Kumar
    Roy, Kumar Sekhar
    Hazarika, Ruhul Amin
    Saxena, K. Kuldeep
    JOURNAL OF ENGINEERING, 2024, 2024
  • [49] Code positioning to reduce instruction cache misses in signal processing applications on multimedia risc processors
    Stolberg, HJ
    Ikekawa, M
    Kuroda, I
    1997 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS I - V: VOL I: PLENARY, EXPERT SUMMARIES, SPECIAL, AUDIO, UNDERWATER ACOUSTICS, VLSI; VOL II: SPEECH PROCESSING; VOL III: SPEECH PROCESSING, DIGITAL SIGNAL PROCESSING; VOL IV: MULTIDIMENSIONAL SIGNAL PROCESSING, NEURAL NETWORKS - VOL V: STATISTICAL SIGNAL AND ARRAY PROCESSING, APPLICATIONS, 1997, : 699 - 702
  • [50] A practical methodology for the formal verification of RISC processors
    Tahar, S
    Kumar, R
    FORMAL METHODS IN SYSTEM DESIGN, 1998, 13 (02) : 159 - 225