10-GB/S SILICON BIPOLAR 8 1 MULTIPLEXER AND 1 8 DEMULTIPLEXER

被引:17
|
作者
STOUT, CL [1 ]
DOERNBERG, J [1 ]
机构
[1] HEWLETT PACKARD CO,DEPT HIGH SPEED ELECTR,PALO ALTO,CA 94304
关键词
Bipolar semiconductor devices;
D O I
10.1109/4.210001
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
High-speed multiplexer and demultiplexer circuits are key components in high-speed optical communication systems such as SONET. As optical communication link speeds increase, faster electronic interface circuitry is required. The use of multiplexer circuits allows most of the electronic circuitry to operate on parallel data at a lower speed, reducing the speed requirements of much of the system. This paper describes a retimed 8 : 1 multiplexer and a 1 : 8 demultiplexer which operate at 10 Gb/s. These circuits were fabricated in a high-speed silicon bipolar process. Design optimization techniques were used to achieve maximum performance. The retimed multiplexer and the demultiplexer dissipate 3.8 and 4.3 W, respectively.
引用
收藏
页码:339 / 343
页数:5
相关论文
共 50 条
  • [1] ECL-compatible low-power-consumption 10-Gb/s GaAs 8:1 multiplexer and 1:8 demultiplexer
    Yoshida, N
    Fujii, M
    Atsumo, T
    Numata, K
    Asai, S
    Kohno, M
    Oikawa, H
    Tsutsui, H
    Maeda, T
    IEICE TRANSACTIONS ON ELECTRONICS, 1999, E82C (11) : 1992 - 1999
  • [2] A SI BIPOLAR 5-GB/S 8-1 MULTIPLEXER AND 4.2-GB/S 1-8 DEMULTIPLEXER
    OHUCHI, M
    OKAMURA, T
    SAWAIRI, A
    KUNIBA, F
    MATSUMOTO, K
    TASHIRO, T
    HATAKEYAMA, S
    OKUYAMA, K
    IEICE TRANSACTIONS ON ELECTRONICS, 1992, E75C (04) : 562 - 565
  • [3] A SI BIPOLAR 5-GB/S 8-1 MULTIPLEXER AND 4.2-GB/S 1-8 DEMULTIPLEXER
    OHUCHI, M
    OKAMURA, T
    SAWAIRI, A
    KUNIBA, F
    MATSUMOTO, K
    TASHIRO, T
    HATAKEYAMA, S
    OKUYAMA, K
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (04) : 664 - 667
  • [4] 3.0 GB/S, 272 MW, 8/1 MULTIPLEXER AND 4.1 GB/S, 388 MW, 1/8 DEMULTIPLEXER
    UEDA, K
    SASAKI, N
    SATO, H
    KUBO, S
    MASHIKO, K
    IEICE TRANSACTIONS ON ELECTRONICS, 1995, E78C (07) : 866 - 872
  • [5] 8-GB/S 8/1 MULTIPLEXER AND 1/8 DEMULTIPLEXER ICS USING GAAS DCFL CIRCUIT
    TANAKA, K
    SHIKATA, M
    KIMURA, T
    SANO, Y
    AKIYAMA, M
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (10) : 1359 - 1363
  • [6] 10-Gb/s 1:4 demultiplexer in 0.25 μm CMOS
    Tian, L
    Wang, ZG
    Chen, HT
    Xie, TT
    Lu, JH
    Tao, R
    Dong, Y
    Xie, SZ
    FIBER OPTICS AND OPTOELECTRONICS FOR NETWORK APPLICATIONS, 2001, 4603 : 121 - 124
  • [7] GaAs 10 Gb/s 64:1 multiplexer/demultiplexer chip sets
    Shimada, M
    Higashisaka, N
    Ohta, A
    Hosogi, K
    Kubo, K
    Tanino, N
    Takagi, T
    Hidani, F
    Ishihara, O
    IEICE TRANSACTIONS ON ELECTRONICS, 1996, E79C (04) : 503 - 511
  • [8] Low-power-consumption 10-Gbps GaAs 8:1 multiplexer 1:8 demultiplexer
    Yoshida, N
    Fujii, M
    Atsumo, T
    Numata, K
    Asai, S
    Kohno, M
    Oikawa, H
    Tsutsui, H
    Maeda, T
    GAAS IC SYMPOSIUM - 19TH ANNUAL, TECHNICAL DIGEST 1997, 1997, : 113 - 116
  • [9] A 10-Gb/s silicon bipolar IC for PRBS testing
    Kromat, O
    Langmann, U
    Hanke, G
    Hillery, WJ
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (01) : 76 - 85
  • [10] Demonstration of an 8×10-Gb/s OTDM system
    霍力
    杨彦甫
    娄采云
    高以智
    ChineseOpticsLetters, 2005, (03) : 140 - 142