10-GB/S SILICON BIPOLAR 8 1 MULTIPLEXER AND 1 8 DEMULTIPLEXER

被引:17
|
作者
STOUT, CL [1 ]
DOERNBERG, J [1 ]
机构
[1] HEWLETT PACKARD CO,DEPT HIGH SPEED ELECTR,PALO ALTO,CA 94304
关键词
Bipolar semiconductor devices;
D O I
10.1109/4.210001
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
High-speed multiplexer and demultiplexer circuits are key components in high-speed optical communication systems such as SONET. As optical communication link speeds increase, faster electronic interface circuitry is required. The use of multiplexer circuits allows most of the electronic circuitry to operate on parallel data at a lower speed, reducing the speed requirements of much of the system. This paper describes a retimed 8 : 1 multiplexer and a 1 : 8 demultiplexer which operate at 10 Gb/s. These circuits were fabricated in a high-speed silicon bipolar process. Design optimization techniques were used to achieve maximum performance. The retimed multiplexer and the demultiplexer dissipate 3.8 and 4.3 W, respectively.
引用
收藏
页码:339 / 343
页数:5
相关论文
共 50 条
  • [21] 40Gb/s 2:1 multiplexer and 1:2 demultiplexer in 120nm CMOS
    Kehrer, D
    Wohlmuth, HD
    Knapp, H
    Wurzer, M
    Scholtz, AL
    2003 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE: DIGEST OF TECHNICAL PAPERS, 2003, 46 : 344 - +
  • [22] 50-Gb/s SiGeBiCMOS 4:1 multiplexer and 1:4 demultiplexer for serial communication systems
    Meghelli, M
    Rylyakov, AV
    Shan, L
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (12) : 1790 - 1794
  • [23] MONOLITHIC INTEGRATED 4-1 MULTIPLEXER AND DEMULTIPLEXER OPERATING UP TO 4-8 GBIT/S
    YOSHIKAI, N
    KAWANISHI, S
    SUZUKI, M
    KONAKA, S
    ELECTRONICS LETTERS, 1985, 21 (04) : 149 - 151
  • [24] 0.18-μm CMOS 10-Gb/s multiplexer/demultiplexer ICs using current mode logic with tolerance to threshold voltage fluctuation
    Tanabe, A
    Umetani, M
    Fujiwara, I
    Ogura, T
    Kataoka, K
    Okihara, M
    Sakuraba, H
    Endoh, T
    Masuoka, F
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (06) : 988 - 996
  • [25] Design of a low-power 10 Gb/s Si bipolar 1:16-demultiplexer IC
    Lao, ZH
    Langmann, U
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (01) : 128 - 131
  • [26] 10-Gb/s all-silicon optical receiver
    Yang, B
    Schaub, JD
    Csutak, SM
    Rogers, DL
    Campbell, JC
    IEEE PHOTONICS TECHNOLOGY LETTERS, 2003, 15 (05) : 745 - 747
  • [27] SI BIPOLAR CHIP SET FOR 10-GB/S OPTICAL RECEIVER
    SUZAKI, T
    SODA, M
    MORIKAWA, T
    TEZUKA, H
    OGAWA, C
    FUJITA, S
    TAKEMURA, H
    TASHIRO, T
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (12) : 1781 - 1786
  • [28] 40-Gb/s 2:1 multiplexer and 1:2 demultiplexer in 120-nm standard CMOS
    Kehrer, D
    Wohlmuth, HD
    Knapp, H
    Wurzer, M
    Scholtz, AL
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (11) : 1830 - 1837
  • [29] Design of a 10-Gb/s 0.18 μm CMOS multiplexer with the integrated clock generation circuit
    Institute of RF- and OE-ICs of Southeast University, Nanjing 210096, China
    不详
    Gaojishu Tongxin, 5 (523-530):
  • [30] SILICON BIPOLAR 1/16-DEMULTIPLEXER FOR 10 GBIT/S FIBER OPTIC COMMUNICATION-SYSTEM
    LAO, ZH
    LANGMANN, U
    ALBERS, JN
    SCHLAG, E
    CLAWIN, D
    ELECTRONICS LETTERS, 1994, 30 (15) : 1214 - 1216