Low-power-consumption 10-Gbps GaAs 8:1 multiplexer 1:8 demultiplexer

被引:2
|
作者
Yoshida, N
Fujii, M
Atsumo, T
Numata, K
Asai, S
Kohno, M
Oikawa, H
Tsutsui, H
Maeda, T
机构
关键词
D O I
10.1109/GAAS.1997.628250
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
An ECL-compatible 10-Gbps GaAs 8:1 multiplexer (MUX) and 1:8 demultiplexer (DEMUX) has been developed. To decrease power consumption and to maximize phase margin, the clock-generating circuit employs source-coupled PET logic (SCFL) circuits. Also, cascade-connected source-follower circuits are used in the clock buffer. These circuits can reduce the power consumption when the fan-out number is large. Direct coupled FET logic (DCFL) circuits are employed for the 2:1 MUX/1:2 DEMUX circuits operating below 5 Gbps. The ICs, which are mounted on ceramic packages, operate at up to 10 Gbps with a power consumption of 1.2 W for the MUX and 1.0 W for the DEMUX at ECL-compatible supply voltages. These power-consumption values are one-third of the previously reported values.
引用
收藏
页码:113 / 116
页数:4
相关论文
共 50 条
  • [1] ECL-compatible low-power-consumption 10-Gb/s GaAs 8:1 multiplexer and 1:8 demultiplexer
    Yoshida, N
    Fujii, M
    Atsumo, T
    Numata, K
    Asai, S
    Kohno, M
    Oikawa, H
    Tsutsui, H
    Maeda, T
    IEICE TRANSACTIONS ON ELECTRONICS, 1999, E82C (11) : 1992 - 1999
  • [2] 10-GB/S SILICON BIPOLAR 8 1 MULTIPLEXER AND 1 8 DEMULTIPLEXER
    STOUT, CL
    DOERNBERG, J
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1993, 28 (03) : 339 - 343
  • [3] 8-GB/S 8/1 MULTIPLEXER AND 1/8 DEMULTIPLEXER ICS USING GAAS DCFL CIRCUIT
    TANAKA, K
    SHIKATA, M
    KIMURA, T
    SANO, Y
    AKIYAMA, M
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (10) : 1359 - 1363
  • [4] HIGH-SPEED 8-1 MULTIPLEXER AND 1-8 DEMULTIPLEXER IMPLEMENTED WITH ALGAAS/GAAS HBT
    NUBLING, RB
    YU, J
    WANG, KC
    ASBECK, PM
    SHENG, NH
    CHANG, MCF
    PIERSON, RL
    SULLIVAN, GJ
    MCDONALD, MA
    PRICE, AJ
    CHEN, ADM
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (10) : 1354 - 1361
  • [5] A 70 Gbps 16:1 multiplexer and a 60 Gbps 1:16 demultiplexer in a SiGeBiCMOS technology
    Randall, B. A.
    Currie, S. M.
    Fritz, K. E.
    Rash, G. D.
    Fasig, J. L.
    Gilbert, B. K.
    Daniel, E. S.
    IEEE COMPOUND SEMICONDUCTOR INTEGRATED CIRCUIT SYMPOSIUM - 2006 IEEE CSIC SYMPOSIUM, TECHNICAL DIGEST 2006, 2006, : 239 - 242
  • [6] GaAs 10 Gb/s 64:1 multiplexer/demultiplexer chip sets
    Shimada, M
    Higashisaka, N
    Ohta, A
    Hosogi, K
    Kubo, K
    Tanino, N
    Takagi, T
    Hidani, F
    Ishihara, O
    IEICE TRANSACTIONS ON ELECTRONICS, 1996, E79C (04) : 503 - 511
  • [7] LOW-POWER DISSIPATION GAAS DCFL 2.5GBPS 16-BIT MULTIPLEXER/DEMULTIPLEXER LSIS
    HIGASHISAKA, N
    SHIMADA, M
    OHTA, A
    HOSOGI, K
    KUBO, K
    TANINO, N
    IEICE TRANSACTIONS ON ELECTRONICS, 1995, E78C (09) : 1195 - 1202
  • [8] A GAAS 1:8 demultiplexer on 1K-gates GAAS Gate array
    Xu, YY
    Zheng, XG
    Hao, JC
    Song, MC
    1996 2ND INTERNATIONAL CONFERENCE ON ASIC, PROCEEDINGS, 1996, : 293 - 296
  • [9] 3.0 GB/S, 272 MW, 8/1 MULTIPLEXER AND 4.1 GB/S, 388 MW, 1/8 DEMULTIPLEXER
    UEDA, K
    SASAKI, N
    SATO, H
    KUBO, S
    MASHIKO, K
    IEICE TRANSACTIONS ON ELECTRONICS, 1995, E78C (07) : 866 - 872
  • [10] Design and optimization of GaAs1:8 time division demultiplexer
    Harsh
    Gupta, S
    Mishra, M
    PHYSICS OF SEMICONDUCTOR DEVICES, VOLS 1 AND 2, 1998, 3316 : 910 - 913