DIVERGENCE AND SCHEDULING IN FUNCTIONAL LEVEL CONCURRENT FAULT SIMULATION

被引：0

作者：

SONG, OY ^{[1
]}

PARK, BH ^{[1
]}

MENON, PR ^{[1
]}

机构：

[1] UNIV MASSACHUSETTS,DEPT ELECT & COMP ENGN,AMHERST,MA 01003

来源：

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS | 1993年 / 12卷 / 05期

关键词：

Concurrent fault simulation - Fault simulation - Functional modules - Simulation algorithms;

D O I：

10.1109/43.277619

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Concurrent fault simulation is widely used because of its flexibility and applicability at different levels of modeling. Two important components of the concurrent simulation algorithm are divergence and scheduling. This note examines the effects of timing specifications in functional modules on divergence and scheduling, and proposes an efficient method for performing these operations.

引用

页码：734 / 736

页数：3

共 50 条

[21] Multi-level concurrent simulation
Lentz, K
Heller, J
Montessoro, PL
31ST ANNUAL SIMULATION SYMPOSIUM, PROCEEDINGS, 1998, : 42 - 47
[22] System level fault simulation
Sanchez, P
Hidalgo, I
INTERNATIONAL TEST CONFERENCE 1996, PROCEEDINGS, 1996, : 732 - 740
[23] Concurrent fault and design error simulation in interactive simulation automation system
Hur, YM
Shaikh, S
Goldenberg, S
Kacprzak, D
Szygenda, SA
30TH ANNUAL SIMULATION SYMPOSIUM, PROCEEDINGS, 1997, : 168 - 176
[24] Concurrent analogue fault simulation, the equation formulation aspect
Litovski, VB
Litovski, IV
Zwolinski, M
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2004, 32 (06) : 487 - 507
[25] A concurrent fault simulation for crosstalk faults in sequential circuits
Phadoongsidhi, M
Le, KT
Saluja, KK
PROCEEDINGS OF THE 11TH ASIAN TEST SYMPOSIUM (ATS 02), 2002, : 182 - 187
[26] Fault-memory handling for hardware-accelerated concurrent fault simulation
Hahn, W
Hagerer, A
Huber, D
Wehner, M
PROCEEDINGS OF THE 1998 SUMMER COMPUTER SIMULATION CONFERENCE: SIMULATION AND MODELING TECHNOLOGY FOR THE TWENTY-FIRST CENTURY, 1998, : 269 - 277
[27] Accelerating concurrent fault simulation by parallel pattern emptiness checking of fault lists
Towa Univ, Fukouka, Japan
Syst Comput Jpn, 12 (53-64):
[28] A switch level fault simulation environment
Krishnaswamy, V
Casas, J
Tetzlaff, T
37TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2000, 2000, : 780 - 785
[29] BEHAVIORAL-LEVEL FAULT SIMULATION
GHOSH, S
IEEE DESIGN & TEST OF COMPUTERS, 1988, 5 (03): : 31 - 42
[30] DEDUCTIVE FAULT SIMULATION WITH FUNCTIONAL BLOCKS
MENON, PR
CHAPPELL, SG
IEEE TRANSACTIONS ON COMPUTERS, 1978, 27 (08) : 689 - 695

← 1 2 3 4 5 →