Accelerating concurrent fault simulation by parallel pattern emptiness checking of fault lists

被引:0
|
作者
Towa Univ, Fukouka, Japan [1 ]
机构
来源
Syst Comput Jpn | / 12卷 / 53-64期
关键词
D O I
暂无
中图分类号
学科分类号
摘要
引用
收藏
相关论文
共 50 条
  • [1] PARALLEL-CONCURRENT FAULT SIMULATION
    SAAB, DG
    HAJJ, IN
    RAHMEH, JT
    PROCEEDINGS - IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN : VLSI IN COMPUTERS & PROCESSORS, 1989, : 298 - 301
  • [2] Fault latencies of concurrent checking FSMs
    Goot, R
    Levin, I
    Ostanin, S
    EUROMICRO SYMPOSIUM ON DIGITAL SYSTEM DESIGN, PROCEEDINGS: ARCHITECTURES, METHODS AND TOOLS, 2002, : 174 - 179
  • [3] FAULT LATENCIES OF CONCURRENT CHECKING FSMS
    Ostanin, S. A.
    TOMSK STATE UNIVERSITY JOURNAL, 2006, (293): : 165 - +
  • [4] PARALLEL PATTERN FAULT SIMULATION OF PATH DELAY FAULTS
    SCHULZ, MH
    FINK, F
    FUCHS, K
    26TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, 1989, : 357 - 363
  • [5] RTL concurrent fault simulation
    Shen, L
    ATS 2003: 12TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2003, : 502 - 502
  • [6] ZAMBEZI: A parallel pattern parallel fault sequential circuit fault simulator
    Amin, MB
    Vinnakota, B
    14TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1996, : 438 - 443
  • [7] Fault simulation method: Parallel pattern critical path tracing
    So, Byung S.
    Kime, Charles R.
    Journal of Electronic Testing: Theory and Applications (JETTA), 1993, 4 (03): : 255 - 265
  • [8] Speeding up Fault Simulation using Parallel Fault Simulation
    Fan, Jiahua
    Zhang, Zhifeng
    CEIS 2011, 2011, 15
  • [9] Experimental checking of fault susceptibility in a parallel algorithm
    Derezinska, A
    Sosnowski, J
    PAR ELEC 2002: INTERNATIONAL CONFERENCE ON PARALLEL COMPUTING IN ELECTRICAL ENGINEERING, 2002, : 33 - 38
  • [10] Verifying fault tolerance of concurrent systems by model checking
    Yokogawa, T
    Tsuchiya, T
    Kikuno, T
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2002, E85A (11) : 2414 - 2425