Accelerating concurrent fault simulation by parallel pattern emptiness checking of fault lists

被引：0
|
作者：
Towa Univ, Fukouka, Japan [1 ]
机构：
来源：
Syst Comput Jpn | / 12卷 / 53-64期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [31] Concurrent analogue fault simulation, the equation formulation aspect
    Litovski, VB
    Litovski, IV
    Zwolinski, M
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2004, 32 (06) : 487 - 507
  • [32] Time Parallel Simulation for Dynamic Fault Trees
    Dao Thi, T. H.
    Fourneau, J. M.
    Pekergin, N.
    Quessette, F.
    INFORMATION SCIENCES AND SYSTEMS 2014, 2014, : 337 - 344
  • [33] A concurrent fault simulation for crosstalk faults in sequential circuits
    Phadoongsidhi, M
    Le, KT
    Saluja, KK
    PROCEEDINGS OF THE 11TH ASIAN TEST SYMPOSIUM (ATS 02), 2002, : 182 - 187
  • [34] VFSim: Concurrent fault simulation at register transfer level
    Shen, L
    JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY, 2005, 20 (02) : 175 - 186
  • [35] VFSim: Concurrent Fault Simulation at Register Transfer Level
    Li Shen
    Journal of Computer Science and Technology, 2005, 20 : 175 - 186
  • [36] DIVERGENCE AND SCHEDULING IN FUNCTIONAL LEVEL CONCURRENT FAULT SIMULATION
    SONG, OY
    PARK, BH
    MENON, PR
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1993, 12 (05) : 734 - 736
  • [37] Scheme for periodical concurrent fault detection in parallel CRC circuits
    Li, Jie
    Liu, Shanshan
    Reviriego, Pedro
    Xiao, Liyi
    Lombardi, Fabrizio
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2020, 14 (02): : 80 - 85
  • [38] On Accelerating Path Delay Fault Simulation of Long Test Sequences
    Huang, I-De
    Chang, Yi-Shing
    Natarajan, Suriyaprakash
    Sharma, Ramesh
    Gupta, Sandeep K.
    2008 IEEE INTERNATIONAL TEST CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2008, : 710 - +
  • [39] Generation of optimised fault lists for simulation of analogue circuits and test programs
    Milne, A
    Taylor, D
    Saunders, J
    Talbot, AD
    IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 1999, 146 (06): : 355 - 360
  • [40] Model checking a fault-tolerant startup algorithm: From design exploration to exhaustive fault simulation
    Steiner, W
    Rushby, J
    Sorea, M
    Pfeifer, H
    2004 INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, 2004, : 189 - 198
12345