DIVERGENCE AND SCHEDULING IN FUNCTIONAL LEVEL CONCURRENT FAULT SIMULATION

被引：0

作者：

SONG, OY ^{[1
]}

PARK, BH ^{[1
]}

MENON, PR ^{[1
]}

机构：

[1] UNIV MASSACHUSETTS,DEPT ELECT & COMP ENGN,AMHERST,MA 01003

来源：

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS | 1993年 / 12卷 / 05期

关键词：

Concurrent fault simulation - Fault simulation - Functional modules - Simulation algorithms;

D O I：

10.1109/43.277619

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Concurrent fault simulation is widely used because of its flexibility and applicability at different levels of modeling. Two important components of the concurrent simulation algorithm are divergence and scheduling. This note examines the effects of timing specifications in functional modules on divergence and scheduling, and proposes an efficient method for performing these operations.

引用

页码：734 / 736

页数：3

共 50 条

[1] ACCURATE FUNCTIONAL LEVEL CONCURRENT FAULT SIMULATOR.
d'Abreu, M.A.
Thompson, E.W.
Jahrbuch der Schiffbautechnischen Gesellschaft, 1980, : 210 - 217
[2] VFSim: Concurrent Fault Simulation at Register Transfer Level
Li Shen
Journal of Computer Science and Technology, 2005, 20 : 175 - 186
[3] VFSim: Concurrent fault simulation at register transfer level
Shen, L
JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY, 2005, 20 (02) : 175 - 186
[4] Functional-level Fault Simulation with concurrent and parallel mechanisms using object-oriented VLSI model
Wei Li
Qiaolin Yang
Journal of Computer Science and Technology, 1998, 13 (2) : 147 - 160
[5] Functional-Level Fault Simulation with Concurrent and Parallel Mechanisms Using Object-Oriented VLSI Model
李威
iuol.cn.net
杨乔林
Journal of Computer Science and Technology, 1998, (02) : 147 - 160
[6] Functional-level fault simulation with concurrent and parallel mechanisms using object-oriented VLSI model
Li, W.
Yang, Q.
Journal of Computer Science and Technology, 1998, 13 (02): : 147 - 160
[7] SCHEDULING HIGH-LEVEL BLOCKS FOR FUNCTIONAL SIMULATION
WANG, Z
MAURER, PM
26TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, 1989, : 87 - 90
[8] Handling behavioral components in multi-level concurrent fault simulation
Panetta Lentz, Karen
Homer, Jonathan B.
Proceedings of the IEEE Annual Simulation Symposium, 2000, : 149 - 156
[9] Functional fault simulation of VHDL gate level models
Aftabjahani, SA
Navabi, Z
VHDL INTERNATIONAL USERS' FORUM, PROCEEDINGS, 1997, : 18 - 23
[10] RTL concurrent fault simulation
Shen, L
ATS 2003: 12TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2003, : 502 - 502

← 1 2 3 4 5 →