LOW OVERHEAD DESIGN FOR PROGRAMMABLE LOGIC ARRAY WITH TESTABILITY

被引：0
|
作者：
WEI, KC
SHEU, JJ
LIU, BD
机构：
[1] Department of Electrical Engineering, National Cheng Kung University, Tainan
来源：
INTERNATIONAL JOURNAL OF ELECTRONICS | 1994年 / 77卷 / 02期
关键词：
D O I：
10.1080/00207219408926053
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A new design to reduce the overhead required for a fully testable PLA is proposed. This design rearranges and groups the product lines into partitions. Then, one extra output line per partition is added to make the whole PLA testable. The silicon area overhead required by this design is significantly less than those of previous methods.
引用
收藏
页码：241 / 250
页数：10
相关论文
共 50 条
  • [31] LOGIC DESIGN STRUCTURE FOR LSI TESTABILITY
    EICHELBERGER, EB
    WILLIAMS, TW
    JOURNAL OF DESIGN AUTOMATION & FAULT-TOLERANT COMPUTING, 1978, 2 (02): : 165 - 178
  • [32] PROGRAMMABLE LOGIC DESIGN
    JAY, C
    ELECTRONICS & WIRELESS WORLD, 1986, 92 (1609): : 65 - 69
  • [33] REWRITABLE PROGRAMMABLE LOGIC ARRAY OF CURRENT MODE LOGIC
    TANAKA, M
    OZAWA, S
    MORI, S
    IEEE TRANSACTIONS ON COMPUTERS, 1981, 30 (03) : 229 - 234
  • [34] Field Programmable Stateful Logic Array
    Kim, Kyosun
    Shin, Sangho
    Kang, Sung-Mo
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2011, 30 (12) : 1800 - 1813
  • [35] CMOS analog programmable logic array
    Rajagopal, C
    Núñez-Aldana, A
    VLSI 2004: IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS, 2004, : 291 - 292
  • [36] PROGRAMMABLE LOGIC ARRAY OPTIMIZATION TECHNIQUES
    LI, HF
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1980, 49 (04) : 287 - 299
  • [37] AN ECL FIELD PROGRAMMABLE LOGIC ARRAY
    SCHMITZ, C
    HINGARH, HK
    BROWN, M
    KWAN, H
    VITHAYATHIL, J
    ISSCC DIGEST OF TECHNICAL PAPERS, 1984, 27 : 264 - &
  • [38] CMOS PROGRAMMABLE LOGIC ARRAY.
    Cases, M.
    Kraft, W.
    IBM technical disclosure bulletin, 1984, 26 (11): : 5835 - 5837
  • [39] Extended programmable logic array architecture
    Aaldering, Mark
    Australian Electronics Engineering, 1997, 30 (09): : 52 - 53
  • [40] GRAPH FOLDING AND PROGRAMMABLE LOGIC ARRAY
    HU, TC
    KUO, YS
    NETWORKS, 1987, 17 (01) : 19 - 37
12345