LOW OVERHEAD DESIGN FOR PROGRAMMABLE LOGIC ARRAY WITH TESTABILITY

被引：0

作者：

WEI, KC

SHEU, JJ

LIU, BD

机构：

[1] Department of Electrical Engineering, National Cheng Kung University, Tainan

来源：

INTERNATIONAL JOURNAL OF ELECTRONICS | 1994年 / 77卷 / 02期

关键词：

D O I：

10.1080/00207219408926053

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A new design to reduce the overhead required for a fully testable PLA is proposed. This design rearranges and groups the product lines into partitions. Then, one extra output line per partition is added to make the whole PLA testable. The silicon area overhead required by this design is significantly less than those of previous methods.

引用

页码：241 / 250

页数：10

共 50 条

[1] LOWER OVERHEAD DESIGN FOR TESTABILITY OF PROGRAMMABLE LOGIC ARRAYS.
Bozorgui-Nesbat, Saied
McCluskey, Edward J.
IEEE Transactions on Computers, 1986, C-35 (04) : 379 - 383
[2] LOWER OVERHEAD DESIGN FOR TESTABILITY OF PROGRAMMABLE LOGIC-ARRAYS
BOZORGUINESBAT, S
MCCLUSKEY, EJ
IEEE TRANSACTIONS ON COMPUTERS, 1986, 35 (04) : 379 - 383
[3] A DESIGN OF PROGRAMMABLE LOGIC-ARRAYS WITH RANDOM PATTERN-TESTABILITY
FUJIWARA, H
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1988, 7 (01) : 5 - 10
[4] A DESIGN FOR TESTABILITY OF UNDETECTABLE CROSSPOINT FAULTS IN PROGRAMMABLE LOGIC-ARRAYS
RAMANATHA, KS
BISWAS, NN
IEEE TRANSACTIONS ON COMPUTERS, 1983, 32 (06) : 551 - 557
[5] DESIGN AUTOMATION AND THE PROGRAMMABLE LOGIC ARRAY MACRO
GOLDEN, RL
LATUS, PA
LOWY, P
IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1980, 24 (01) : 23 - 31
[6] Design of a ferroelectric programmable logic gate array
Macleod, TC
Ho, FD
INTEGRATED FERROELECTRICS, 2003, 56 : 1013 - 1021
[7] ON THE DESIGN OF A REDUNDANT PROGRAMMABLE LOGIC ARRAY (RPLA)
WEY, CL
VAI, MK
LOMBARDI, F
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1987, 22 (01) : 114 - 117
[8] Ensuring the complete testability of programmable logic matrices
Goldberg, EI
Novikov, YA
AUTOMATION AND REMOTE CONTROL, 1996, 57 (10) : 1522 - 1529
[9] High performance CMOS programmable logic array design
Kuo, KC
Carlson, BS
PROCEEDINGS OF THE 44TH IEEE 2001 MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2001, : 568 - 571
[10] Design for testability of digital circuit for in system programmable logic device based on level sensitive scan design
Wei, ZL
Huang, KL
Lian, GY
ICEMI'2003: PROCEEDINGS OF THE SIXTH INTERNATIONAL CONFERENCE ON ELECTRONIC MEASUREMENT & INSTRUMENTS, VOLS 1-3, 2003, : 1099 - 1102

← 1 2 3 4 5 →