A LOW-POWER BIPOLAR ECL STANDARD CELL LIBRARY UTILIZING A NOVEL DESIGN METHODOLOGY AND COMPLEMENTARY BIPOLAR DRIVER

被引：0
|
作者：
PHAM, P
KAWAMOTO, E
DAVIS, G
SPANGLER, L
机构：
来源：
PROCEEDINGS OF THE 1989 BIPOLAR CIRCUITS AND TECHNOLOGY MEETING | 1989年
关键词：
D O I：
10.1109/BIPOL.1989.69452
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：19 / 22
页数：4
相关论文
共 50 条
  • [31] LOW-POWER Si-BIPOLAR MULTI-GBIT/S LOGICS HAVING THE SAME FUNCTION AS ECL100K FAMILY.
    Yamanaka, Naoaki
    Miyanaga, Hiroshi
    Yamamoto, Yousuke
    Transactions of the Institute of Electronics and Communication Engineers of Japan. Section E, 1986, E69 (10): : 1068 - 1071
  • [32] An Optimized Standard Cell Design Methodology Targeting Low Parasitics and Small Area for Complementary FETs (CFETs)
    Park, Eunbin
    Song, Taigon
    18TH INTERNATIONAL SOC DESIGN CONFERENCE 2021 (ISOCC 2021), 2021, : 395 - 396
  • [33] Datapath-Layout-Driven Design for low-power standard-cell LSI implementation
    Kakimoto, T
    Ochi, H
    Tsuda, T
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2002, E85A (12) : 2795 - 2798
  • [34] Ultra Low-Power Standard Cell Design using Planar Bulk CMOS in Subthreshold Operation
    Pons, Marc
    Nagel, Jean-Luc
    Severac, Daniel
    Morgan, Marc
    Sigg, Daniel
    Rueedi, Pierre-Francois
    Piguet, Christian
    2013 23RD INTERNATIONAL WORKSHOP ON POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION (PATMOS), 2013, : 9 - 15
  • [35] Cell library of scalable neural network classifiers for rapid low-power vision and cognition systems design
    Koenig, Andreas
    Guenther, Andre
    Doege, Jens
    Eberhardt, Michael
    International Conference on Knowledge-Based Intelligent Electronic Systems, Proceedings, KES, 2000, 1 : 275 - 282
  • [36] A Novel Design Methodology for Low-Power, Low-Noise LC-Based Digital-Controlled Oscillators
    Jimenez-Fernandez, Pablo
    Rodriguez-Perez, Alberto
    Prefasi, Enrique
    Guerra, Oscar
    del Rio, Rocio
    2022 29TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (IEEE ICECS 2022), 2022,
  • [37] A cell library of scalable neural network classifiers for rapid low-power vision and cognition systems design
    König, A
    Günther, A
    Döge, J
    Eberhardt, M
    KES'2000: FOURTH INTERNATIONAL CONFERENCE ON KNOWLEDGE-BASED INTELLIGENT ENGINEERING SYSTEMS & ALLIED TECHNOLOGIES, VOLS 1 AND 2, PROCEEDINGS, 2000, : 275 - 282
  • [38] Novel low-power and stable memory cell design using hybrid CMOS and MTJ
    Prasad, Govind
    Sahu, Deeksha
    Mandi, Bipin Chandra
    Ali, Maifuz
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2022, 50 (02) : 465 - 477
  • [39] An advanced PNP bipolar transistor design for a low-power and very-high-performance quarter-micron CBiCMOS process
    Djezzar, B
    Belaroussi, MT
    MICROELECTRONICS JOURNAL, 1998, 29 (12) : 961 - 965
  • [40] Design and optimization of a low-power and very-high-performance 0.25-mu m advanced PNP bipolar process
    Djezzar, B
    CAS '96 PROCEEDINGS - 1996 INTERNATIONAL SEMICONDUCTOR CONFERENCE, 19TH EDITION, VOLS 1 AND 2, 1996, : 75 - 78
12345