A LOW-POWER BIPOLAR ECL STANDARD CELL LIBRARY UTILIZING A NOVEL DESIGN METHODOLOGY AND COMPLEMENTARY BIPOLAR DRIVER

被引：0
|
作者：
PHAM, P
KAWAMOTO, E
DAVIS, G
SPANGLER, L
机构：
来源：
PROCEEDINGS OF THE 1989 BIPOLAR CIRCUITS AND TECHNOLOGY MEETING | 1989年
关键词：
D O I：
10.1109/BIPOL.1989.69452
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：19 / 22
页数：4
相关论文
共 50 条
  • [21] Novel design methodology for low-power image-reject mixers
    Carrera, Alfonso
    Rohmer, Guenter
    2007 TOPICAL MEETING ON SILICON MONOLITHIC INTEGRATED CIRCUITS IN RF SYSTEMS, DIGEST OF PAPERS, 2007, : 261 - +
  • [22] Design of ultra-low power combinational standard library cells using a novel leakage reduction methodology
    Lakshmikanthan, Preetham
    Sahni, Karan
    Nunez, Adrian
    IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2006, : 93 - +
  • [23] SELF-ALIGNED COMPLEMENTARY BIPOLAR TECHNOLOGY FOR LOW-POWER DISSIPATION AND ULTRA-HIGH-SPEED LSIS
    ONAI, T
    OHUE, E
    IDEI, Y
    TANABE, M
    SHIMAMOTO, H
    WASHIO, K
    NAKAMURA, T
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1995, 42 (03) : 413 - 418
  • [24] SUPPRESSION OF ARSENIC AUTODOPING WITH RAPID THERMAL EPITAXY FOR LOW-POWER BIPOLAR COMPLEMENTARY METAL-OXIDE-SEMICONDUCTOR
    KING, CA
    JOHNSON, RW
    CHIU, TY
    SUNG, JM
    MORRIS, MD
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1995, 142 (07) : 2430 - 2434
  • [25] Low-power VLSI design of FIR filter based on standard cell
    School of Information Engineering, Beijing University of Science and Technology, Beijing 100083, China
    Jisuanji Gongcheng, 2006, 23 (236-237+240):
  • [26] Design of a low-power 10 Gb/s Si bipolar 1:16-demultiplexer IC
    Lao, ZH
    Langmann, U
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (01) : 128 - 131
  • [27] Investigation on low-voltage low-power silicon bipolar design topology for high-speed digital circuits
    Schuppener, G
    Pala, C
    Mokhtari, M
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (07) : 1051 - 1054
  • [28] LPRAM: A novel methodology for low-power high-performance RAM design with testability
    Bhattacharjee, S
    Pradhan, DK
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2004, 23 (05) : 637 - 651
  • [29] HIGH-SPEED HIGH-DENSITY SELF-ALIGNED PNP TECHNOLOGY FOR LOW-POWER COMPLEMENTARY BIPOLAR ULSIS
    WASHIO, K
    SHIMAMOTO, H
    NAKAMURA, T
    IEICE TRANSACTIONS ON ELECTRONICS, 1995, E78C (04) : 353 - 359
  • [30] Design and optimization of a low-power and very-high-performance 0.25 μm advanced pnp bipolar process
    Djezzar, B
    MICROELECTRONICS JOURNAL, 1998, 29 (1-2) : 13 - 19
12345