Cell library of scalable neural network classifiers for rapid low-power vision and cognition systems design

被引：0
|
作者：
Koenig, Andreas [1 ]
Guenther, Andre [1 ]
Doege, Jens [1 ]
Eberhardt, Michael [1 ]
机构：
[1] Dresden Univ of Technology, Dresden, Germany
来源：
International Conference on Knowledge-Based Intelligent Electronic Systems, Proceedings, KES | 2000年 / 1卷
关键词：
The reported work has been carried out in the project Holistic Modelling of Integrated Low-Power Recognition Systems (GAME; GAnzheitliche Modellierung integrierter verlus-tarmer Erkennungssysteme) which is funded in the research programme VIVA (Grundlagen und Verfahren verlustarmer Informationsverar-beitung; SPP 1076) by the German research foundation Deutsche Forschungsgemeinschaft. All responsibility for this paper is with the authors. We thank Austria Mikro Systeme Int. AG for providing the Cadence design extension Hit-Kit ~3.11w ith its comprehensive libraries as well as the CUQ CMOS technology;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
17
引用
收藏
页码：275 / 282
相关论文
共 50 条
  • [1] A cell library of scalable neural network classifiers for rapid low-power vision and cognition systems design
    König, A
    Günther, A
    Döge, J
    Eberhardt, M
    [J]. KES'2000: FOURTH INTERNATIONAL CONFERENCE ON KNOWLEDGE-BASED INTELLIGENT ENGINEERING SYSTEMS & ALLIED TECHNOLOGIES, VOLS 1 AND 2, PROCEEDINGS, 2000, : 275 - 282
  • [2] Scalable Low-Power Skyrmionic Logic Gate Library
    Cheghabouri, Arash Mousavi
    Yagan, Rawana
    Onbasli, Mehmet C.
    [J]. ADVANCED THEORY AND SIMULATIONS, 2024, 7 (08)
  • [3] A Low-Power Spike-Like Neural Network Design
    Losh, Michael
    Llamocca, Daniel
    [J]. ELECTRONICS, 2019, 8 (12)
  • [4] SensorNet: A Scalable and Low-Power Deep Convolutional Neural Network for Multimodal Data Classification
    Jafari, Ali
    Ganesan, Ashwinkumar
    Thalisetty, Chetan Sai Kumar
    Sivasubramanian, Varun
    Oates, Tim
    Mohsenin, Tinoosh
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2019, 66 (01) : 274 - 287
  • [5] The design of a standard cell library for low-power / low-voltage VLSI applications
    Wang, J.-S.
    Shieh, S.-J.
    Wang, J.-C.
    Yang, P.-H.
    Yeh, C.-W.
    [J]. Journal of the Chinese Institute of Electrical Engineering, Transactions of the Chinese Institute of Engineers, Series E/Chung KuoTien Chi Kung Chieng Hsueh K'an, 2001, 8 (02): : 119 - 132
  • [6] Rapid Prototyping of Embedded Vision Systems: Embedding Computer Vision Applications into Low-Power Heterogeneous Architectures
    Aldegheri, Stefano
    Bombieri, Nicola
    [J]. PROCEEDINGS OF THE 2018 29TH INTERNATIONAL SYMPOSIUM ON RAPID SYSTEM PROTOTYPING (RSP): SHORTENING THE PATH FROM SPECIFICATION TO PROTOTYPE, 2018, : 63 - 69
  • [7] Design and implementation of scalable low-power Montgomery multiplier
    Son, HK
    Oh, SG
    [J]. IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS, 2004, : 524 - 531
  • [8] Design of Low-Power, Scalable-Throughput Systems at Near/Sub Threshold Voltage
    Srivastav, Meeta
    Henry, Michael B.
    Nazhandali, Leyla
    [J]. 2012 13TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2012, : 609 - 616
  • [9] Design techniques for low-power systems
    Havinga, PJM
    Smit, GJM
    [J]. JOURNAL OF SYSTEMS ARCHITECTURE, 2000, 46 (01) : 1 - 21
  • [10] Design of a Low-power UWB Sensor Network
    Zhang Cuixia
    Wu Jiaxin
    [J]. 2009 ISECS INTERNATIONAL COLLOQUIUM ON COMPUTING, COMMUNICATION, CONTROL, AND MANAGEMENT, VOL II, 2009, : 529 - +
12345