SYMMETRIZING A HESSENBERG MATRIX - DESIGNS FOR VLSI PARALLEL PROCESSOR ARRAYS

被引:0
|
作者
KUMAR, FRK [1 ]
SEN, SK [1 ]
机构
[1] INDIAN INST SCI,SUPERCOMP EDUC & RES CTR,BANGALORE 560012,KARNATAKA,INDIA
关键词
COMPLEXITY; EQUIVALENT SYMMETRICAL MATRIX; HESSENBERG MATRIX; SYMMETRIZER; SYSTOLIC ARRAY; VLSI PROCESSOR ARRAY;
D O I
10.1007/BF02840591
中图分类号
O1 [数学];
学科分类号
0701 ; 070101 ;
摘要
A symmetrizer of a nonsymmetric matrix A is the symmetric matrix X that satisfies the equation XA = A(t)X, where t indicates the transpose. A symmetrizer is useful in converting a nonsymmetric eigenvalue problem into a symmetric one which is relatively easy to solve and finds applications in stability problems in control theory and in the study of general matrices. Three designs based on VLSI parallel processor arrays are presented to compute a symmetrizer of a lower Hessenberg matrix. Their scope is discussed. The first one is the Leiserson systolic design while the remaining two, viz., the double pipe design and the fitted diagonal design are the derived versions of the first design with improved performance.
引用
收藏
页码:59 / 71
页数:13
相关论文
共 50 条
  • [1] A PARALLEL RECONFIGURATION ALGORITHM FOR WSI VLSI PROCESSOR ARRAYS
    KIM, JH
    EFE, K
    MICROPROCESSORS AND MICROSYSTEMS, 1993, 17 (06) : 353 - 360
  • [2] SPARSE-MATRIX COMPUTATIONS ON PARALLEL PROCESSOR ARRAYS
    OGIELSKI, AT
    AIELLO, W
    SIAM JOURNAL ON SCIENTIFIC COMPUTING, 1993, 14 (03): : 519 - 530
  • [3] SYNCHRONIZING LARGE VLSI PROCESSOR ARRAYS
    FISHER, AL
    KUNG, HT
    IEEE TRANSACTIONS ON COMPUTERS, 1985, 34 (08) : 734 - 740
  • [4] Localized algorithms for VLSI processor arrays
    Evans, DJ
    Gusev, M
    INTERNATIONAL JOURNAL OF COMPUTER MATHEMATICS, 2000, 75 (02) : 149 - 166
  • [5] VLSI processor of parallel genetic algorithm
    Choi, YH
    Chung, DJ
    PROCEEDINGS OF THE SECOND IEEE ASIA PACIFIC CONFERENCE ON ASICS, 2000, : 143 - 146
  • [6] A VLSI PROCESSOR FOR PARALLEL CONTOUR TRACING
    AGI, I
    HURST, PJ
    JAIN, AK
    IEEE TRANSACTIONS ON SIGNAL PROCESSING, 1992, 40 (02) : 429 - 438
  • [7] A WAVE-FRONT ALGORITHM FOR LU DECOMPOSITION OF A PARTITIONED MATRIX ON VLSI PROCESSOR ARRAYS
    ONAGA, K
    TAKECHI, T
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 1986, 3 (02) : 158 - 182
  • [8] A parallel architecture for VLSI implementation of FFT processor
    Peng, YJ
    2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2003, : 748 - 751
  • [9] A VLSI fuzzy processor with parallel rule execution
    Jacomet, M
    Walti, R
    FUZZ-IEEE '96 - PROCEEDINGS OF THE FIFTH IEEE INTERNATIONAL CONFERENCE ON FUZZY SYSTEMS, VOLS 1-3, 1996, : 554 - 558
  • [10] IMPLEMENTATION OF FOLDING TRANSFORMATIONS ON LINEAR VLSI PROCESSOR ARRAYS
    EVANS, DJ
    GUSEV, M
    PARALLEL COMPUTING, 1992, 18 (05) : 525 - 542