DESIGN OF A FORMAL ESTELLE SEMANTICS FOR VERIFICATION

被引:0
|
作者
BREDEREKE, J [1 ]
GOTZHEIN, R [1 ]
VOGT, FH [1 ]
机构
[1] UNIV HAMBURG,W-2000 HAMBURG 54,GERMANY
关键词
SEMANTICS OF PROGRAMMING LANGUAGES; REQUIREMENTS SPECIFICATIONS; DISTRIBUTED SYSTEMS;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
One main purpose for the use of formal description techniques (FDTs) is formal reasoning and verification. This requires a formal calculus and a suitable formal semantics of the FDT. In this paper, we discuss the basic verification requirements for Estelle, and how they can be supported by existing calculi. This leads us to the redefinition of the standard Estelle semantics using Lamport's temporal logic of actions and Dijkstra's predicate transformers.
引用
收藏
页码:153 / 168
页数:16
相关论文
共 50 条
  • [41] A Formal Method for Early Spacecraft Design Verification
    Fischer, Philipp M.
    Luedtke, Daniel
    Schaus, Volker
    Gerndt, Andreas
    2013 IEEE AEROSPACE CONFERENCE, 2013,
  • [42] A Formal Model for Business Process Configuration Verification Supporting OR-Join Semantics
    Boubaker, Souha
    Klai, Kais
    Kortas, Hedi
    Gaaloul, Walid
    ON THE MOVE TO MEANINGFUL INTERNET SYSTEMS, OTM 2018, PT I, 2018, 11229 : 623 - 642
  • [43] Formal semantics of UML state diagram and automatic verification Based on Kripke structure
    Zhao, Yefei
    Yang Zong-yuan
    Xie, Jinkui
    2009 IEEE 22ND CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1 AND 2, 2009, : 90 - 94
  • [44] A design phase directed formal verification process
    Keane, JA
    Hussak, W
    SOFTWARE QUALITY JOURNAL, 1999, 8 (04) : 255 - 269
  • [45] Towards Formal Evaluation and Verification of Probabilistic Design
    Lee, Nian-Ze
    Jiang, Jie-Hong R.
    IEEE TRANSACTIONS ON COMPUTERS, 2018, 67 (08) : 1202 - 1216
  • [46] Formal Design, Implementation and Verification of Blockchain Languages
    Rosu, Grigore
    PROCEEDINGS OF THE 2018 18TH CONFERENCE ON FORMAL METHODS IN COMPUTER AIDED DESIGN (FMCAD), 2018, : 5 - 5
  • [47] Formal Design and Verification of an Asynchronous SRAM Controller
    Khomenko, Victor
    Mokhov, Andrey
    Sokolov, Danil
    Yakovlev, Alex
    2017 17TH INTERNATIONAL CONFERENCE ON APPLICATION OF CONCURRENCY TO SYSTEM DESIGN (ACSD), 2017, : 59 - 67
  • [48] A Design Phase Directed Formal Verification Process
    John A. Keane
    Walter Hussak
    Software Quality Journal, 1999, 8 : 255 - 269
  • [49] Review on Spacecraft Formal System Design Verification
    Wang, Huamao
    Wang, Yan
    SEC 2008: PROCEEDINGS OF THE FIFTH IEEE INTERNATIONAL SYMPOSIUM ON EMBEDDED COMPUTING, 2008, : 388 - 393
  • [50] Towards Formal Evaluation and Verification of Probabilistic Design
    Lee, Nian-Ze
    Jiang, Jie-Hong R.
    2014 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2014, : 340 - 347