IC WITH MERGED BIPOLAR/CMOS PROCESSING INTEGRATES LOGIC WITH POWER OUTPUTS

被引：0
|
作者：
TRAVIS, B
机构：
来源：
EDN | 1985年 / 30卷 / 24期
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：87 / 88
页数：2
相关论文
共 50 条
  • [31] Merged Power Amplifier and Mixer Circuit Topology for Radar Applications in CMOS
    Issakov, Vadim
    Tiebout, Marc
    Knapp, Herbert
    Cao, Yiqun
    Simbuerger, Werner
    2009 PROCEEDINGS OF ESSCIRC, 2009, : 301 - +
  • [32] A NEW INTEGRATED SILICON GATE TECHNOLOGY COMBINING BIPOLAR LINEAR, CMOS LOGIC, AND DMOS POWER PARTS
    ANDREINI, A
    CONTIERO, C
    GALBIATI, P
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1986, 33 (12) : 2025 - 2030
  • [33] Light-Driven Bipolar Electrochemical Logic Gates with Electrical or Optical Outputs
    Loget, Gabriel
    Fabre, Bruno
    CHEMELECTROCHEM, 2016, 3 (03): : 366 - 371
  • [34] Micro-DC/DC converter that integrates planar inductor on power IC
    Nakazawa, H
    Edo, M
    Katayama, Y
    Gekinozu, M
    Sugahara, S
    Hayashi, Z
    Kuroki, K
    Yonezawa, E
    Matsuzaki, K
    IEEE TRANSACTIONS ON MAGNETICS, 2000, 36 (05) : 3518 - 3520
  • [35] A programmable 3.2-GOPS merged DRAM logic for video signal processing
    Chang, SH
    Kim, BS
    Kim, LS
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2000, 10 (06) : 967 - 973
  • [36] CMOS CHALLENGES BIPOLAR FOR LEAD IN SEMI-CUSTOM LOGIC
    GOLD, M
    ELECTRONIC DESIGN, 1982, 30 (13) : 37 - 38
  • [37] BIPOLAR CMOS-MERGED TECHNOLOGY FOR A HIGH-SPEED 1-MBIT DRAM
    KOBAYASHI, Y
    ASAYAMA, K
    OOHAYASHI, M
    HORI, R
    KITSUKAWA, G
    ITOH, K
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1989, 36 (04) : 706 - 711
  • [38] Proposal of high speed bipolar-CMOS merged VLSI technology and its future prospect
    Watanabe, Atsuo
    Hiraisi, Atsusi
    Nagano, Takahiro
    Masuda, Ikuro
    Ikeda, Takahide
    Electronics and Communications in Japan, Part II: Electronics (English translation of Denshi Tsushin Gakkai Ronbunshi), 1988, 71 (06): : 63 - 73
  • [39] MERGED CMOS/BIPOLAR TECHNOLOGIES UTILIZING ZONE-MELTING-RECRYSTALLIZED SOI FILMS.
    Tsaur, B.-Y.
    Mountain, R.W.
    Chen, C.K.
    Fan, J.C.C.
    Electron device letters, 1984, EDL-5 (11): : 461 - 463
  • [40] Design and analysis of a 0.6 V-operating merged CMOS-bipolar SRAM cell
    Jankovic, N
    Bushehri, E
    IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 1995, 142 (06): : 369 - 372
12345