ANALYSIS OF SYNCHRONOUS GENERATOR SEQUENTIAL SHORT CIRCUITS

被引：5
|
作者：
SRIHARAN, S
DEOLIVEIRA, SEM
机构：
[1] GLASGOW COLL TECHNOL,DEPT ELECT ENGN & ELECTR,GLASGOW,SCOTLAND
[2] FED UNIV,RIO JANEIRO,BRAZIL
来源：
PROCEEDINGS OF THE INSTITUTION OF ELECTRICAL ENGINEERS-LONDON | 1977年 / 124卷 / 06期
关键词：
D O I：
10.1049/piee.1977.0112
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：549 / 553
页数：5
相关论文
共 50 条
  • [31] CLASSIFICATION OF FAULTS IN SYNCHRONOUS SEQUENTIAL-CIRCUITS
    POMERANZ, I
    REDDY, SM
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1993, 42 (09) : 1066 - 1077
  • [32] On removing redundant faults in synchronous sequential circuits
    Lin, XJ
    Pomeranz, I
    Reddy, SM
    [J]. 16TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1998, : 168 - 175
  • [33] Towards the realization of synchronous sequential biological circuits
    Moskon, Miha
    Ciglic, Monika
    Zimic, Nikolaj
    Mraz, Miha
    [J]. MCBC'09: PROCEEDINGS OF THE 10TH WSEAS INTERNATIONAL CONFERENCE ON MATHEMATICS AND COMPUTERS IN BIOLOGY AND CHEMISTRY, 2009, : 136 - +
  • [34] Deriving approximate circuits for TMR technique applied to synchronous sequential circuits
    Ostanin, Sergey A.
    Matrosova, Angela Yu
    Andreeva, Valentina V.
    [J]. VESTNIK TOMSKOGO GOSUDARSTVENNOGO UNIVERSITETA-UPRAVLENIE VYCHISLITELNAJA TEHNIKA I INFORMATIKA-TOMSK STATE UNIVERSITY JOURNAL OF CONTROL AND COMPUTER SCIENCE, 2023, (62): : 124 - 131
  • [35] Static compaction of test sequences for synchronous sequential circuits
    Xu, CP
    Li, Z
    Mo, W
    [J]. ICEMI'2003: PROCEEDINGS OF THE SIXTH INTERNATIONAL CONFERENCE ON ELECTRONIC MEASUREMENT & INSTRUMENTS, VOLS 1-3, 2003, : 160 - 163
  • [36] MIX: A test generation system for synchronous sequential circuits
    Lin, XJ
    Pomeranz, I
    Reddy, SM
    [J]. ELEVENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 456 - 463
  • [37] Modified test generation methods for synchronous sequential circuits
    Kemamalini, A.
    Seshasayanan, R.
    [J]. 2015 INTERNATIONAL CONFERENCE ON INNOVATIONS IN INFORMATION, EMBEDDED AND COMMUNICATION SYSTEMS (ICIIECS), 2015,
  • [38] Templates: A test generation procedure for synchronous sequential circuits
    Pomeranz, I
    Reddy, SM
    [J]. SIXTH ASIAN TEST SYMPOSIUM (ATS'97), PROCEEDINGS, 1997, : 74 - 79
  • [39] Invariant states and redundant logic in synchronous sequential circuits
    Pomeranz, Irith
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2007, 26 (06) : 1171 - 1175
  • [40] On static compaction of test sequences for synchronous sequential circuits
    Pomeranz, I
    Reddy, SM
    [J]. 33RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 1996, 1996, : 215 - 220
12345